summaryrefslogtreecommitdiff
path: root/tcg/sparc/tcg-target.c
AgeCommit message (Expand)AuthorFilesLines
2012-10-13tcg-sparc: Emit MOVR insns for setcond_i64 and movcond_64Richard Henderson1-5/+30
2012-10-13tcg-sparc: Emit BPr insns for brcond_i64Richard Henderson1-2/+47
2012-10-13tcg-sparc: Drop use of Bicc in favor of BPccRichard Henderson1-160/+145
2012-10-13tcg-sparc: Optimize setcond2 equality compare with 0.Richard Henderson1-3/+12
2012-10-13tcg-sparc: Use Z constraint for %g0Richard Henderson1-58/+63
2012-10-13tcg-sparc: Fix add2/sub2Richard Henderson1-8/+22
2012-10-13tcg-sparc: Fix setcondRichard Henderson1-14/+19
2012-10-13tcg-sparc: Fix qemu_st for 32-bitRichard Henderson1-3/+4
2012-10-13tcg-sparc: Fix setcond2Richard Henderson1-20/+18
2012-10-13tcg-sparc: Implement movcond.Richard Henderson1-7/+36
2012-10-13tcg-sparc: Fix brcond2Richard Henderson1-16/+7
2012-10-06tcg: Add TCG_COND_NEVER, TCG_COND_ALWAYSRichard Henderson1-1/+1
2012-10-06tcg: remove obsolete jmp opAurelien Jarno1-2/+0
2012-09-22Merge branch 'tcg-sparc' of git://repo.or.cz/qemu/rthBlue Swirl1-507/+463
2012-09-22tcg: Remove tcg_target_get_call_iarg_regs_countStefan Weil1-6/+0
2012-09-21tcg-sparc: Preserve branch destinations during retranslationRichard Henderson1-8/+11
2012-09-21tcg-sparc: Fix and enable direct TB chaining.Richard Henderson1-3/+18
2012-09-21tcg-sparc: Add %g/%o registers to alloc_orderRichard Henderson1-0/+13
2012-09-21tcg-sparc: Use defines for temporaries.Richard Henderson1-56/+59
2012-09-21tcg-sparc: Mask shift immediates to avoid illegal insns.Richard Henderson1-6/+12
2012-09-21tcg-sparc: Clean up cruft stemming from attempts to use global registers.Richard Henderson1-36/+19
2012-09-21tcg-sparc: Change AREG0 in generated code to %i0.Richard Henderson1-1/+2
2012-09-21tcg-sparc: Support GUEST_BASE.Richard Henderson1-3/+23
2012-09-21tcg-sparc: Fix qemu_ld/st to handle 32-bit host.Richard Henderson1-429/+348
2012-09-21tcg-sparc: Assume v9 cpu always, i.e. force v8plus in 32-bit mode.Richard Henderson1-15/+5
2012-09-21tcg-sparc: Fix ADDX opcode.Richard Henderson1-1/+1
2012-09-21tcg-sparc: Hack in qemu_ld/st64 for 32-bit.Richard Henderson1-0/+3
2012-09-15Remove unused CONFIG_TCG_PASS_AREG0 and dead codeBlue Swirl1-30/+0
2012-03-24tcg-sparc: Add debug_frame support.Richard Henderson1-0/+63
2012-03-18tcg: fix sparc host for AREG0 free operationBlue Swirl1-0/+11
2012-03-18softmmu templates: optionally pass CPUState to memory access functionsBlue Swirl1-3/+47
2012-03-14Rename CPUState -> CPUArchStateAndreas Färber1-2/+2
2012-03-11tcg: Improve tcg_out_label and fix its usage for w64Stefan Weil1-3/+3
2011-11-19tcg-sparc: Fix set-but-not used warnings.Richard Henderson1-4/+0
2011-11-14tcg: Use TCGReg for standard tcg-target entry points.Richard Henderson1-6/+7
2011-09-17tcg/sparc: Only one call output register needed for 64 bit hostsStefan Weil1-2/+4
2011-06-26TCG/Sparc64: use stack for TCG tempsBlue Swirl1-3/+4
2011-06-26Delegate setup of TCG temporaries to targetsBlue Swirl1-0/+2
2011-06-26cpu-exec.c: avoid AREG0 useBlue Swirl1-2/+2
2010-06-09tcg: Make some tcg-target.c routines static.Richard Henderson1-2/+2
2010-06-09tcg: Add TYPE parameter to tcg_out_mov.Richard Henderson1-5/+5
2010-04-05Split TLB addend and target_phys_addr_tPaul Brook1-7/+1
2010-03-26tcg: Disambiguate qemu_ld32u with 32-bit and 64-bit outputs.Richard Henderson1-1/+5
2010-03-26tcg: Use TCGCond where appropriate.Richard Henderson1-6/+6
2010-03-26tcg: Name the opcode enumeration.Richard Henderson1-1/+1
2010-03-13Fix Sparc host build breakageBlue Swirl1-0/+8
2010-02-22tcg: fix build on 32-bit hppa, ppc and sparc hostsJay Foad1-0/+4
2010-02-20tcg-sparc: Implement ORC.Richard Henderson1-0/+5
2010-02-20tcg-sparc: Implement ANDC.Richard Henderson1-0/+6
2010-02-20tcg-sparc: Implement not.Richard Henderson1-0/+6
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-29 16:56:58 +0000