summaryrefslogtreecommitdiff
path: root/target-ppc
AgeCommit message (Expand)AuthorFilesLines
2014-06-16target-ppc: Introduce DFP Post Processor UtilitiesTom Musta1-0/+31
2014-06-16target-ppc: Introduce DFP Helper UtilitiesTom Musta2-0/+133
2014-06-16target-ppc: Introduce Decoder Macros for DFPTom Musta1-0/+109
2014-06-16target-ppc: Introduce Generator Macros for DFP Arithmetic FormsTom Musta1-0/+177
2014-06-16target-ppc: Define FPR Pointer Type for HelpersTom Musta1-0/+4
2014-06-16target-ppc: Remove PVR check from migrationAlexey Kardashevskiy1-2/+6
2014-06-16target-ppc: Eliminate Magic Number MSR MasksTom Musta1-54/+776
2014-06-16target-ppc: Remove redundant POWER7 declarationsAlexey Kardashevskiy2-6/+0
2014-06-16target-ppc: Move alias lookup after class lookupAlexey Kardashevskiy1-7/+11
2014-06-16target-ppc: Create versionless CPU class per family if KVMAlexey Kardashevskiy1-0/+21
2014-06-16target-ppc: gdbstub allow byte swapping for reading/writing registersThomas Falcon1-0/+19
2014-06-16target-ppc: extract register length calculation in gdbstubThomas Falcon1-34/+71
2014-06-16savevm: Remove all the unneeded version_minimum_id_old (ppc)Juan Quintela1-25/+13
2014-06-05softmmu: introduce cpu_ldst.hPaolo Bonzini4-6/+4
2014-06-05softmmu: commonize helper definitionsPaolo Bonzini1-14/+0
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson11-16/+11
2014-05-13cpu: make CPU_INTERRUPT_RESET available on all targetsPaolo Bonzini1-3/+0
2014-05-13kvm: reset state from the CPU's reset methodPaolo Bonzini1-4/+0
2014-04-30ppc: use kvm_vcpu_enable_cap()Cornelia Huck1-17/+4
2014-04-08PPC: Add l1 cache sizes for 970 and above systemsAlexander Graf1-0/+8
2014-04-08PPC: Only enter MSR_POW when no interrupts pendingAlexander Graf1-1/+1
2014-04-08PPC: Clean up DECR implementationAlexander Graf2-2/+4
2014-04-08target-ppc: Correct VSX Integer to FP ConversionTom Musta1-24/+13
2014-04-08target-ppc: Correct VSX FP to Integer ConversionTom Musta1-21/+15
2014-04-08target-ppc: Correct VSX FP to FP ConversionsTom Musta1-5/+4
2014-04-08target-ppc: Correct VSX Scalar ComparesTom Musta1-6/+7
2014-04-08target-ppc: Correct Simple VSR LE Host InversionsTom Musta1-190/+190
2014-04-08target-ppc: Correct LE Host Inversion of Lower VSRsTom Musta1-4/+4
2014-04-08target-ppc: Define Endian-Correct Accessors for VSR Field AccessTom Musta1-0/+8
2014-04-08target-ppc: Bug: VSX Convert to Integer Should TruncateTom Musta1-1/+2
2014-03-27target-ppc: MSR_POW not supported on POWER7/7+/8Anton Blanchard1-3/+3
2014-03-27target-ppc: POWER7+ supports the MSR_VSX bitAnton Blanchard1-1/+1
2014-03-27target-ppc: POWER8 supports iselAnton Blanchard1-1/+1
2014-03-27target-ppc: POWER8 supports the MSR_LE bitAnton Blanchard1-1/+1
2014-03-20target-ppc: Introduce powerisa-207-server flagAlexey Kardashevskiy2-1/+4
2014-03-20target-ppc: Force CPU threads count to be a power of 2Bharata B Rao1-0/+6
2014-03-20target-ppc: Fix overallocation of opcode tablesStuart Brady1-1/+1
2014-03-20target-ppc: Reset SPRs on CPU resetAlexey Kardashevskiy2-1/+12
2014-03-19target-ppc: Add missing 'static' and 'const' attributesStefan Weil3-6/+6
2014-03-15misc: Fix typos in commentsStefan Weil1-1/+1
2014-03-13cputlb: Change tlb_set_page() argument to CPUStateAndreas Färber3-7/+7
2014-03-13cputlb: Change tlb_flush() argument to CPUStateAndreas Färber6-23/+39
2014-03-13cputlb: Change tlb_flush_page() argument to CPUStateAndreas Färber1-25/+33
2014-03-13exec: Change cpu_abort() argument to CPUStateAndreas Färber5-53/+62
2014-03-13target-ppc: Use PowerPCCPU in PowerPCCPUClass::handle_mmu_fault hookAndreas Färber6-10/+14
2014-03-13translate-all: Change cpu_restore_state() argument to CPUStateAndreas Färber1-1/+1
2014-03-13cpu-exec: Change cpu_loop_exit() argument to CPUStateAndreas Färber1-1/+1
2014-03-13exec: Change tlb_fill() argument to CPUStateAndreas Färber1-4/+5
2014-03-13cpu: Move breakpoints field from CPU_COMMON to CPUStateAndreas Färber1-2/+2
2014-03-13cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber8-58/+75
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-29 22:10:15 +0000