summaryrefslogtreecommitdiff
path: root/target-mips
AgeCommit message (Expand)AuthorFilesLines
2015-10-19kvm: Pass PCI device pointer to MSI routing functionsPavel Fedin1-1/+1
2015-10-09qdev: Protect device-list-properties against broken devicesMarkus Armbruster1-0/+7
2015-10-07tcg: Remove gen_intermediate_code_pcRichard Henderson1-43/+5
2015-10-07tcg: Pass data argument to restore_state_to_opcRichard Henderson1-4/+5
2015-10-07tcg: Add TCG_MAX_INSNSRichard Henderson1-1/+6
2015-10-07target-*: Drop cpu_gen_code defineRichard Henderson1-1/+0
2015-10-07target-mips: Add delayed branch state to insn_startRichard Henderson2-1/+3
2015-10-07target-*: Introduce and use cpu_breakpoint_testRichard Henderson1-15/+10
2015-10-07target-*: Increment num_insns immediately after tcg_gen_insn_startRichard Henderson1-3/+2
2015-10-07target-*: Unconditionally emit tcg_gen_insn_startRichard Henderson1-5/+4
2015-10-07tcg: Rename debug_insn_start to insn_startRichard Henderson1-1/+1
2015-09-25mips: Remove ELF_MACHINE from cpu.hPeter Crosthwaite1-2/+0
2015-09-18target-mips: improve exception handlingPavel Dovgaluk5-377/+425
2015-09-18target-mips: correct MTC0 instruction on MIPS64Leon Alrae1-11/+7
2015-09-18target-mips: add missing restriction in DAUI instructionLeon Alrae1-1/+3
2015-09-18target-mips: get rid of MIPS_DEBUG_SIGN_EXTENSIONSAurelien Jarno1-39/+0
2015-09-18target-mips: get rid of MIPS_DEBUGAurelien Jarno1-605/+19
2015-09-18target-mips: Fix RDHWR on CP0.CountAlex Smith1-2/+7
2015-09-18target-mips: remove wrong checks for recip.fmt and rsqrt.fmtPetar Jovanovic1-4/+2
2015-09-18target-mips: Use tcg_gen_extrh_i64_i32Richard Henderson1-26/+22
2015-09-11tlb: Add "ifetch" argument to cpu_mmu_index()Benjamin Herrenschmidt2-3/+3
2015-09-11typofixes - v4Veres Lajos1-1/+1
2015-09-11maint: remove unused include for signal.hDaniel P. Berrange1-1/+0
2015-08-24tcg: Remove tcg_gen_trunc_i64_i32Richard Henderson1-2/+2
2015-08-13target-mips: Use CPU_LOG_INT for logging related to interruptsRichard Henderson2-20/+13
2015-08-13target-mips: simplify LWL/LDL mask generationAurelien Jarno1-8/+6
2015-08-13target-mips: update mips32r5-generic into P5600Yongbok Kim2-25/+30
2015-08-04target-mips: Copy restrictions from ext/ins to dext/dinsRichard Henderson1-20/+25
2015-08-04target-mips: fix semihosting for microMIPS R6Leon Alrae1-3/+7
2015-07-28target-mips: fix offset calculation for InterruptsYongbok Kim2-27/+21
2015-07-28target-mips: fix passing incompatible pointer type in machine.cLeon Alrae1-1/+2
2015-07-16mips/kvm: Sign extend registers written to KVMJames Hogan1-4/+4
2015-07-16mips/kvm: Fix Big endian 32-bit register accessJames Hogan1-10/+3
2015-07-15target-mips: fix page fault address for LWL/LWR/LDL/LDRAurelien Jarno1-0/+12
2015-07-15target-mips: fix resource leak reported by CoverityLeon Alrae1-4/+19
2015-07-15target-mips: fix logically dead code reported by CoverityLeon Alrae1-0/+3
2015-07-15target-mips: correct DERET instructionLeon Alrae1-2/+1
2015-07-15target-mips: fix ASID synchronisation for MIPS MTAurelien Jarno1-1/+1
2015-07-15target-mips: fix to clear MSACSR.CauseYongbok Kim1-0/+6
2015-07-15target-mips: fix MIPS64R6-generic configurationYongbok Kim2-10/+10
2015-07-09Merge remote-tracking branch 'remotes/afaerber/tags/qom-cpu-for-peter' into s...Peter Maydell2-2/+2
2015-07-09cpu-exec: Purge all uses of ENV_GET_CPU()Peter Crosthwaite1-1/+1
2015-07-09cpu: Change cpu_exec_init() arg to cpu, not envPeter Crosthwaite1-1/+1
2015-07-09cpu: Add Error argument to cpu_exec_init()Bharata B Rao1-1/+1
2015-07-09mips/kvm: Sync with newer MIPS KVM headersJames Hogan1-13/+2
2015-07-06Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell1-0/+4
2015-07-01kvm: First step to push iothread lock out of inner run loopJan Kiszka1-0/+4
2015-06-26target-mips: add mips32r6-generic CPU definitionYongbok Kim1-0/+37
2015-06-26target-mips: microMIPS32 R6 POOL16{A, C} instructionsYongbok Kim1-15/+118
2015-06-26target-mips: microMIPS32 R6 Major instructionsYongbok Kim1-17/+45
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-23 22:57:08 +0000