summaryrefslogtreecommitdiff
path: root/target-mips
AgeCommit message (Expand)AuthorFilesLines
2009-01-04Update FSF address in GPL/LGPL boilerplateaurel324-4/+4
2008-12-22Use the ARRAY_SIZE() macro where appropriate.malc1-2/+2
2008-12-20A first attempt on supporting snapshots for the MIPS target.ths1-0/+291
2008-12-20Fix remaining compiler warnings for mips targets.ths4-22/+22
2008-12-13Remove unnecessary trailing newlinesblueswir11-2/+0
2008-12-07MIPS: remove a few warningsaurel321-4/+4
2008-11-30Common cpu_loop_exit prototypeaurel321-1/+0
2008-11-25Use sys-queue.h for break/watchpoint managment (Jan Kiszka)aliguori1-2/+2
2008-11-18Refactor and enhance break/watchpoint API (Jan Kiszka)aliguori1-3/+4
2008-11-18Refactor translation block CPU state handling (Jan Kiszka)aliguori1-0/+8
2008-11-18Convert CPU_PC_FROM_TB to static inline (Jan Kiszka)aliguori1-5/+7
2008-11-17TCG variable type checking.pbrook3-1225/+1212
2008-11-15target-mips: avoid tcg internal error in mfc0/dmfc0aurel321-8/+11
2008-11-11Revert commits 5685 to 5688 committed by mistakeaurel321-0/+4
2008-11-11Don't stop translation for mtc0 compareaurel321-4/+0
2008-11-11target-mips: gen_compute_branch1()aurel321-81/+41
2008-11-11target-mips: optimize movc*()aurel321-48/+33
2008-11-11target-mips: optimize gen_farith()aurel321-12/+12
2008-11-11target-mips: optimize gen_muldiv()aurel321-115/+47
2008-11-11target-mips: optimize gen_arith()/gen_arith_imm()aurel321-46/+32
2008-11-11target-mips: convert bit shuffle ops to TCGaurel323-76/+56
2008-11-11target-mips: convert bitfield ops to TCGaurel323-46/+41
2008-11-11target-mips: optimize gen_op_addr_add() (2/2)aurel323-16/+13
2008-11-11target-mips: optimize gen_op_addr_add() (1/2)aurel321-10/+7
2008-11-11target-mips: optimize gen_save_pc()aurel321-5/+1
2008-11-11target-mips: fix mft* helpers/callaurel323-34/+34
2008-11-11target-mips: fix temporary variable freeing in op_ldst_##insn()aurel321-1/+1
2008-11-04target-mips: use the new rotr/rotri instructionsaurel321-43/+5
2008-10-06Show size for unassigned accesses (Robert Reif)blueswir12-2/+2
2008-09-22Use concet TCG instructions in the MIPS target.ths1-24/+4
2008-09-21Fix Xcontext fill, by Here Poussineau.ths1-1/+1
2008-09-21Add concat_i32_i64 op.pbrook1-17/+6
2008-09-18Use TCG registers for most CPU register accesses.ths1-17/+52
2008-09-18Move the active FPU registers into env again, and use more TCG registersths6-314/+330
2008-09-14MIPS: Fix tlbwi/tlbwraurel321-3/+9
2008-09-14MIPS: remove empty cpu_mips_irqctrl_init()aurel321-1/+0
2008-09-14target-mips: fix warningaurel321-1/+1
2008-09-05TCG fixes for target-mipsaurel321-26/+27
2008-09-02Build fix for gcc-3.3.ths1-0/+4
2008-08-30Fix some warnings that would be generated by gcc -Wredundant-declsblueswir11-3/+0
2008-08-23MIPS: don't free TCG temporary variable twiceaurel321-2/+0
2008-08-01Delete unused variable.ths1-1/+0
2008-07-23Use plain standard inline.ths2-11/+11
2008-07-23Less hardcoding of TARGET_USER_ONLY.ths6-390/+287
2008-07-21A bunch of minor code improvements in the MIPS target.ths2-21/+10
2008-07-21Fix logging output for MIPS HI, LO registers, by Stefan Weil.ths1-1/+2
2008-07-20Fix compiler warning, by Stefan Weil.ths1-1/+1
2008-07-20Simplify conditional FP moves.ths1-10/+5
2008-07-18Small cleanup of gen_intermediate_code(_internal), by Laurent Desnogues.ths1-7/+5
2008-07-09Use temporary registers for the MIPS FPU emulation.ths5-984/+1849
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-30 20:26:51 +0000