summaryrefslogtreecommitdiff
path: root/target-mips/translate.c
AgeCommit message (Expand)AuthorFilesLines
2015-10-07tcg: Remove gen_intermediate_code_pcRichard Henderson1-43/+5
2015-10-07tcg: Pass data argument to restore_state_to_opcRichard Henderson1-4/+5
2015-10-07tcg: Add TCG_MAX_INSNSRichard Henderson1-1/+6
2015-10-07target-mips: Add delayed branch state to insn_startRichard Henderson1-1/+2
2015-10-07target-*: Introduce and use cpu_breakpoint_testRichard Henderson1-15/+10
2015-10-07target-*: Increment num_insns immediately after tcg_gen_insn_startRichard Henderson1-3/+2
2015-10-07target-*: Unconditionally emit tcg_gen_insn_startRichard Henderson1-5/+4
2015-10-07tcg: Rename debug_insn_start to insn_startRichard Henderson1-1/+1
2015-09-18target-mips: improve exception handlingPavel Dovgaluk1-191/+174
2015-09-18target-mips: correct MTC0 instruction on MIPS64Leon Alrae1-11/+7
2015-09-18target-mips: add missing restriction in DAUI instructionLeon Alrae1-1/+3
2015-09-18target-mips: get rid of MIPS_DEBUG_SIGN_EXTENSIONSAurelien Jarno1-39/+0
2015-09-18target-mips: get rid of MIPS_DEBUGAurelien Jarno1-605/+19
2015-09-18target-mips: remove wrong checks for recip.fmt and rsqrt.fmtPetar Jovanovic1-4/+2
2015-09-18target-mips: Use tcg_gen_extrh_i64_i32Richard Henderson1-26/+22
2015-08-24tcg: Remove tcg_gen_trunc_i64_i32Richard Henderson1-2/+2
2015-08-13target-mips: simplify LWL/LDL mask generationAurelien Jarno1-8/+6
2015-08-04target-mips: Copy restrictions from ext/ins to dext/dinsRichard Henderson1-20/+25
2015-08-04target-mips: fix semihosting for microMIPS R6Leon Alrae1-3/+7
2015-07-15target-mips: fix page fault address for LWL/LWR/LDL/LDRAurelien Jarno1-0/+12
2015-07-15target-mips: fix logically dead code reported by CoverityLeon Alrae1-0/+3
2015-06-26target-mips: microMIPS32 R6 POOL16{A, C} instructionsYongbok Kim1-15/+118
2015-06-26target-mips: microMIPS32 R6 Major instructionsYongbok Kim1-17/+45
2015-06-26target-mips: microMIPS32 R6 POOL32{I, C} instructionsYongbok Kim1-6/+21
2015-06-26target-mips: microMIPS32 R6 POOL32F instructionsYongbok Kim1-32/+199
2015-06-26target-mips: microMIPS32 R6 POOL32A{XF} instructionsYongbok Kim1-10/+72
2015-06-26target-mips: microMIPS32 R6 branches and jumpsYongbok Kim1-40/+202
2015-06-26target-mips: add microMIPS32 R6 opcode enumYongbok Kim1-16/+103
2015-06-26target-mips: signal RI for removed instructions in microMIPS R6Yongbok Kim1-0/+68
2015-06-26target-mips: raise RI exceptions when FIR.PS = 0Yongbok Kim1-33/+45
2015-06-26target-mips: rearrange gen_compute_compact_branchYongbok Kim1-236/+236
2015-06-26target-mips: refactor {D}LSA, {D}ALIGN, {D}BITSWAPYongbok Kim1-67/+99
2015-06-26target-mips: remove an unused argumentYongbok Kim1-3/+2
2015-06-26target-mips: add microMIPS TLBINV, TLBINVFYongbok Kim1-0/+8
2015-06-26target-mips: fix {RD, WR}PGPR in microMIPSYongbok Kim1-2/+2
2015-06-26target-mips: add Unified Hosting Interface (UHI) supportLeon Alrae1-20/+55
2015-06-26target-mips: remove identical code in different branchLeon Alrae1-21/+4
2015-06-22disas: Remove uses of CPU envPeter Crosthwaite1-1/+1
2015-06-12target-mips: add MTHC0 and MFHC0 instructionsLeon Alrae1-0/+226
2015-06-12target-mips: add CP0.PageGrain.ELPA supportLeon Alrae1-1/+2
2015-06-12target-mips: extend selected CP0 registers to 64-bits in MIPS32Leon Alrae1-21/+42
2015-06-12target-mips: correct MFC0 for CP0.EntryLo in MIPS64Leon Alrae1-6/+6
2015-06-11target-mips: add ERETNC instruction and Config5.LLB bitLeon Alrae1-5/+15
2015-06-11target-mips: Misaligned memory accesses for MSAYongbok Kim1-10/+17
2015-06-11target-mips: Misaligned memory accesses for R6Yongbok Kim1-12/+27
2015-06-11target-mips: add Config5.FRE support allowing Status.FR=0 emulationLeon Alrae1-150/+158
2015-06-11target-mips: move group of functions above gen_load_fpr32()Leon Alrae1-60/+58
2015-03-18target-mips: save cpu state before calling MSA load and store helpersLeon Alrae1-0/+2
2015-03-18target-mips: fix hflags modified in delay / forbidden slotLeon Alrae1-4/+15
2015-03-18target-mips: fix CP0.BadVAddr by stopping translation on Address ErrorLeon Alrae1-0/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-30 10:28:55 +0000