summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2015-09-15net: add checks to validate ring buffer pointers(CVE-2015-5279)P J P1-4/+15
2015-09-15e1000: Avoid infinite loop in processing transmit descriptor (CVE-2015-6815)P J P1-1/+2
2015-09-14qapi: Fix cgen() for Python older than 2.7Markus Armbruster1-1/+3
2015-09-14Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell56-1040/+2046
2015-09-14Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20150914'...Peter Maydell16-209/+949
2015-09-14target-arm: Add VMPIDR_EL2Edgar E. Iglesias2-2/+25
2015-09-14target-arm: Break out mpidr_read_val()Edgar E. Iglesias1-1/+6
2015-09-14target-arm: Add VPIDR_EL2Edgar E. Iglesias2-1/+42
2015-09-14target-arm: Suppress EPD for S2, EL2 and EL3 translationsEdgar E. Iglesias1-2/+4
2015-09-14target-arm: Suppress TBI for S2 translationsEdgar E. Iglesias1-1/+3
2015-09-14target-arm: Add VTTBR_EL2Edgar E. Iglesias2-2/+33
2015-09-14target-arm: Add VTCR_EL2Edgar E. Iglesias2-2/+42
2015-09-14hw/cpu/{a15mpcore, a9mpcore}: Handle missing has_el3 CPU props gracefullyEdgar E. Iglesias2-2/+2
2015-09-14i.MX: Add GPIO devices to i.MX25 SOCJean-Christophe Dubois2-0/+44
2015-09-14i.MX: Add GPIO devices to i.MX31 SOCJean-Christophe Dubois2-0/+42
2015-09-14i.MX: Add GPIO deviceJean-Christophe Dubois3-0/+403
2015-09-14target-arm: Use tcg_gen_extrh_i64_i32Richard Henderson1-25/+9
2015-09-14target-arm: Recognize RORRichard Henderson1-12/+21
2015-09-14target-arm: Eliminate unnecessary zero-extend in disas_bitfieldRichard Henderson1-1/+5
2015-09-14target-arm: Recognize UXTB, UXTH, LSR, LSLRichard Henderson1-0/+17
2015-09-14target-arm: Recognize SXTB, SXTH, SXTW, ASRRichard Henderson1-1/+23
2015-09-14target-arm: Implement fcsel with movcondRichard Henderson1-28/+17
2015-09-14target-arm: Implement ccmp branchlessRichard Henderson1-16/+58
2015-09-14target-arm: Use setcond and movcond for cselRichard Henderson1-36/+49
2015-09-14target-arm: Handle always condition codes within arm_test_ccRichard Henderson1-0/+9
2015-09-14target-arm: Introduce DisasCompareRichard Henderson2-46/+78
2015-09-14target-arm: Share all common TCG temporariesRichard Henderson3-27/+13
2015-09-14xlnx-zynqmp: Remove unnecessary brackets around error messagesAlistair Francis1-5/+5
2015-09-14arm: xlnx-zynqmp: Fix up GIC region sizeNathan Rossi1-1/+1
2015-09-14Merge remote-tracking branch 'remotes/aurel/tags/pull-sh4-next-20150913' into...Peter Maydell3-95/+71
2015-09-13sh4: Fix initramfs initialization for endiannes-mismatched targetsGuenter Roeck1-3/+3
2015-09-13target-sh4: improve shad instructionAurelien Jarno1-31/+22
2015-09-13target-sh4: improve shld instructionAurelien Jarno1-26/+22
2015-09-13target-sh4: improve cmp/str instructionAurelien Jarno1-12/+5
2015-09-13target-sh4: use deposit in swap.b instructionAurelien Jarno1-6/+2
2015-09-13target-sh4: add flags markups for FP helpersAurelien Jarno1-17/+17
2015-09-11Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20150911' into stagingPeter Maydell38-95/+155
2015-09-11scripts/qemu-gdb: Add brief comment describing usagePeter Maydell1-0/+3
2015-09-11scripts/qemu-gdb: Silently pass through SIGUSR1Peter Maydell1-0/+4
2015-09-11scripts/qemu-gdb: Split CoroutineCommand into its own filePeter Maydell2-76/+93
2015-09-11scripts/qemu-gdb: Split MtreeCommand into its own modulePeter Maydell3-62/+118
2015-09-11cpu-exec: introduce loop exit with restore functionPavel Dovgalyuk2-0/+10
2015-09-11softmmu: remove now unused functionsPavel Dovgalyuk2-35/+0
2015-09-11softmmu: add helper function to pass through retaddrPavel Dovgalyuk4-14/+99
2015-09-11tlb: Add "ifetch" argument to cpu_mmu_index()Benjamin Herrenschmidt32-46/+46
2015-09-11Merge remote-tracking branch 'remotes/mjt/tags/pull-trivial-patches-2015-09-1...Peter Maydell165-649/+472
2015-09-11virtio-vga: enable for i386Gerd Hoffmann1-0/+1
2015-09-11hw/arm/spitz: Remove meaningless blank PropertyShannon Zhao1-5/+0
2015-09-11hw/gpio/zaurus: Remove meaningless blank PropertyShannon Zhao1-5/+0
2015-09-11hw/virtio/virtio-pci: Remove meaningless blank PropertyShannon Zhao1-5/+0