diff options
| author | aurel32 <aurel32@c046a42c-6fe2-441c-8c8c-71466251a162> | 2008-10-21 11:29:11 +0000 |
|---|---|---|
| committer | aurel32 <aurel32@c046a42c-6fe2-441c-8c8c-71466251a162> | 2008-10-21 11:29:11 +0000 |
| commit | 9cff109e921d23a278c66188ca28659cb425e7fd (patch) | |
| tree | 1c6b402d25aea4cc7a5a073aaccfd357c5bb4da9 | |
| parent | 29ef79942a441d953d701e2a0937258ba9c79692 (diff) | |
| download | qemu-9cff109e921d23a278c66188ca28659cb425e7fd.tar.gz qemu-9cff109e921d23a278c66188ca28659cb425e7fd.tar.bz2 qemu-9cff109e921d23a278c66188ca28659cb425e7fd.zip | |
target-alpha: use the new TCG logical operations
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5502 c046a42c-6fe2-441c-8c8c-71466251a162
| -rw-r--r-- | target-alpha/translate.c | 24 |
1 files changed, 6 insertions, 18 deletions
diff --git a/target-alpha/translate.c b/target-alpha/translate.c index ebfe4260db..35ffa43b3d 100644 --- a/target-alpha/translate.c +++ b/target-alpha/translate.c @@ -940,12 +940,8 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn) if (ra != 31) { if (islit) tcg_gen_andi_i64(cpu_ir[rc], cpu_ir[ra], ~lit); - else { - TCGv tmp = tcg_temp_new(TCG_TYPE_I64); - tcg_gen_not_i64(tmp, cpu_ir[rb]); - tcg_gen_and_i64(cpu_ir[rc], cpu_ir[ra], tmp); - tcg_temp_free(tmp); - } + else + tcg_gen_andc_i64(cpu_ir[rc], cpu_ir[ra], cpu_ir[rb]); } else tcg_gen_movi_i64(cpu_ir[rc], 0); } @@ -988,12 +984,8 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn) if (ra != 31) { if (islit) tcg_gen_ori_i64(cpu_ir[rc], cpu_ir[ra], ~lit); - else { - TCGv tmp = tcg_temp_new(TCG_TYPE_I64); - tcg_gen_not_i64(tmp, cpu_ir[rb]); - tcg_gen_or_i64(cpu_ir[rc], cpu_ir[ra], tmp); - tcg_temp_free(tmp); - } + else + tcg_gen_orc_i64(cpu_ir[rc], cpu_ir[ra], cpu_ir[rb]); } else { if (islit) tcg_gen_movi_i64(cpu_ir[rc], ~lit); @@ -1032,12 +1024,8 @@ static always_inline int translate_one (DisasContext *ctx, uint32_t insn) if (ra != 31) { if (islit) tcg_gen_xori_i64(cpu_ir[rc], cpu_ir[ra], ~lit); - else { - TCGv tmp = tcg_temp_new(TCG_TYPE_I64); - tcg_gen_not_i64(tmp, cpu_ir[rb]); - tcg_gen_xor_i64(cpu_ir[rc], cpu_ir[ra], tmp); - tcg_temp_free(tmp); - } + else + tcg_gen_eqv_i64(cpu_ir[rc], cpu_ir[ra], cpu_ir[rb]); } else { if (islit) tcg_gen_movi_i64(cpu_ir[rc], ~lit); |