summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorDongkyun, Son <dongkyun.s@samsung.com>2017-07-24 21:56:58 +0900
committerDongkyun, Son <dongkyun.s@samsung.com>2017-07-27 09:10:39 +0900
commitf57347b56a8491e7d27ea12e0a24aee754441095 (patch)
tree105dfc2d9e3b3706e54213783631e8ab1fa90818
parent78532b3a141fcdd2b1656d6b42352e7b3babe09c (diff)
downloadobs-f57347b56a8491e7d27ea12e0a24aee754441095.tar.gz
obs-f57347b56a8491e7d27ea12e0a24aee754441095.tar.bz2
obs-f57347b56a8491e7d27ea12e0a24aee754441095.zip
Add clang-accel-* to the Tizen:Base
Clang acceleration is moved to separate clang-accel package from qemu-accel. Change-Id: I6636ee19d07ad6c9b47efe987473dabc606fa4cc Signed-off-by: Dongkyun, Son <dongkyun.s@samsung.com>
-rw-r--r--Tizen:Base/_config3
-rw-r--r--Tizen:Base/qemu-accel_aggregate/_aggregate3
2 files changed, 6 insertions, 0 deletions
diff --git a/Tizen:Base/_config b/Tizen:Base/_config
index 2355af1..2599b06 100644
--- a/Tizen:Base/_config
+++ b/Tizen:Base/_config
@@ -103,6 +103,9 @@ Preinstall: libmount libblkid libuuid
Substitute: python-accel-armv7l-cross-arm python-accel-%{build_hostarch}-armv7l
Substitute: python-accel-aarch64-cross-aarch64 python-accel-%{build_hostarch}-aarch64
+Substitute: clang-accel-armv7l-cross-arm clang-accel-%{build_hostarch}-armv7l
+Substitute: clang-accel-aarch64-cross-aarch64 clang-accel-%{build_hostarch}-aarch64
+
########## exports for different architectures ##########
ExportFilter: \.armv7l\.rpm$ armv7l
diff --git a/Tizen:Base/qemu-accel_aggregate/_aggregate b/Tizen:Base/qemu-accel_aggregate/_aggregate
index 76a8941..73c6ef5 100644
--- a/Tizen:Base/qemu-accel_aggregate/_aggregate
+++ b/Tizen:Base/qemu-accel_aggregate/_aggregate
@@ -5,12 +5,14 @@
<binary>python-accel-armv7l</binary>
<binary>qemu-accel-x86-armv7l</binary>
<binary>python-accel-x86-armv7l</binary>
+ <binary>clang-accel-x86-armv7l</binary>
<repository source="ia32" target="arm"/>
</aggregate>
<aggregate project="Tizen:Base" >
<package>qemu-accel-armv7l</package>
<binary>qemu-accel-x86_64-armv7l</binary>
<binary>python-accel-x86_64-armv7l</binary>
+ <binary>clang-accel-x86_64-armv7l</binary>
<repository source="x86_64" target="arm"/>
</aggregate>
<aggregate project="Tizen:Base" >
@@ -19,6 +21,7 @@
<binary>python-accel-aarch64</binary>
<binary>qemu-accel-x86_64-aarch64</binary>
<binary>python-accel-x86_64-aarch64</binary>
+ <binary>clang-accel-x86_64-aarch64</binary>
<repository source="x86_64" target="arm64"/>
</aggregate>
</aggregatelist>