diff options
author | Gwenole Beauchesne <gwenole.beauchesne@intel.com> | 2012-05-07 08:54:56 +0200 |
---|---|---|
committer | Xiang, Haihao <haihao.xiang@intel.com> | 2012-10-23 13:50:28 +0800 |
commit | 35db124a6bdbccd02db2b54ae2072f33830e65fa (patch) | |
tree | 4735b5b98d08c271c74b2ae12fbfcfbb75c3310b | |
parent | 43b9fb68f12657f1f7afa6be101355f92e36ede1 (diff) | |
download | vaapi-intel-driver-35db124a6bdbccd02db2b54ae2072f33830e65fa.tar.gz vaapi-intel-driver-35db124a6bdbccd02db2b54ae2072f33830e65fa.tar.bz2 vaapi-intel-driver-35db124a6bdbccd02db2b54ae2072f33830e65fa.zip |
haswell: use at least 64 URB entries for GT2+.
Signed-off-by: Gwenole Beauchesne <gwenole.beauchesne@intel.com>
-rw-r--r-- | src/i965_render.c | 6 |
1 files changed, 5 insertions, 1 deletions
diff --git a/src/i965_render.c b/src/i965_render.c index 9330dff..628da71 100644 --- a/src/i965_render.c +++ b/src/i965_render.c @@ -2422,6 +2422,10 @@ gen7_emit_urb(VADriverContextP ctx) { struct i965_driver_data *i965 = i965_driver_data(ctx); struct intel_batchbuffer *batch = i965->batch; + unsigned int num_urb_entries = 32; + + if (IS_HASWELL(i965->intel.device_id)) + num_urb_entries = 64; BEGIN_BATCH(batch, 2); OUT_BATCH(batch, GEN7_3DSTATE_PUSH_CONSTANT_ALLOC_PS | (2 - 2)); @@ -2431,7 +2435,7 @@ gen7_emit_urb(VADriverContextP ctx) BEGIN_BATCH(batch, 2); OUT_BATCH(batch, GEN7_3DSTATE_URB_VS | (2 - 2)); OUT_BATCH(batch, - (32 << GEN7_URB_ENTRY_NUMBER_SHIFT) | /* at least 32 */ + (num_urb_entries << GEN7_URB_ENTRY_NUMBER_SHIFT) | (2 - 1) << GEN7_URB_ENTRY_SIZE_SHIFT | (1 << GEN7_URB_STARTING_ADDRESS_SHIFT)); ADVANCE_BATCH(batch); |