summaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2014-07-17sna: Remove extraneous function wrappingChris Wilson1-41/+13
2014-07-16sna: And remove new bogus assertionChris Wilson1-1/+0
2014-07-16sna: Make the damage check more verboseChris Wilson1-28/+28
2014-07-16sna/gen2+: Remove assertion on draw->type for fillsChris Wilson8-8/+0
2014-07-11sna: Use a stricter test for determining CRTC off before updating the cursorChris Wilson1-2/+2
2014-07-11sna: Reduce reflections onto rotationsChris Wilson1-4/+35
2014-07-11configure: Provide a poor man's replacement for getline()Chris Wilson3-0/+59
2014-07-08sna: Rewrite rotation setup on top of universal drm planesChris Wilson2-217/+342
2014-07-08sna: Fix a couple of DBG messagesChris Wilson1-2/+2
2014-07-08test/lowlevel-blt-bench: Add common PDF operatorsChris Wilson1-14/+28
2014-07-04backlight: Fix security issues in handling of the interface path name.Matthieu Herrb1-1/+9
2014-07-04sna: Discard operations to either CPU or GPU bo when overwriting with RenderR...Chris Wilson1-1/+1
2014-07-04sna: Tweak number of threads for short areasChris Wilson1-2/+5
2014-07-04sna: Convert a clear tile into a solid fillChris Wilson1-7/+25
2014-07-04sna: Fix typo s/num_threads/max_threads/Chris Wilson1-1/+1
2014-07-04sna: Do a quirk early check for short areas before threadingChris Wilson1-0/+3
2014-07-04sna: Disable use of threaded compositor when using threaded rendererChris Wilson1-11/+11
2014-07-04sna: Utilise existing cached upload for promoting to GPU boChris Wilson2-21/+35
2014-07-04sna: Promote tile pixmaps to GPU when reusedChris Wilson1-1/+13
2014-07-04sna/gen8: Disable the unaligned checkChris Wilson1-1/+6
2014-07-04sna: Tighten assertions for using upload proxies concurrently with CPU readsChris Wilson1-1/+11
2014-07-04sna: Prevent creating a GPU bo for an inplace readChris Wilson1-1/+1
2014-07-03sna: Wrap xf86DPMSSetChris Wilson2-24/+40
2014-07-03sna: Clear the cursor reference from the CRTC if the update failsChris Wilson1-1/+2
2014-07-02sna: Limit the size of the tiling object to be smaller than either the originalsChris Wilson1-0/+8
2014-07-02test: Create separate SHM segments for ref/outChris Wilson3-7/+15
2014-07-02sna: Use the threaded compositor for picture conversionsChris Wilson2-22/+22
2014-07-02sna/gen6+: Tweak consideration of compositing on BLTChris Wilson3-11/+20
2014-07-01sna: Fix typo in LinearFramebuffer handlingChris Wilson1-1/+3
2014-07-01sna: Correct migration flags for initial scanout creationChris Wilson1-1/+1
2014-07-01sna/dri2: Add a DBG option to select copy methodChris Wilson1-0/+8
2014-07-01sna: Enforce LinearFramebuffer optionChris Wilson6-128/+78
2014-07-01sna/dri2: Use CPU fallback if possibleChris Wilson1-13/+52
2014-07-01sna/dri2: Set depth/bpp on scratch DrawableRecChris Wilson1-0/+4
2014-06-30intel: Use the i845 info structure for INTEL_I845G_IDS()Damien Lespiau1-1/+1
2014-06-30sna: Add DBG breadcrumbs before flushes in BLTChris Wilson1-4/+14
2014-06-30sna/dri2: Pass around the correct DrawableRec for sampling from the foriegn boChris Wilson19-449/+488
2014-06-30sna/dri2: Apply the paraniod buffer clip in the correct coordinate systemChris Wilson1-17/+53
2014-06-30sna: Tweak preference for small GPU boChris Wilson1-1/+1
2014-06-30test/lowlevel-blt-bench: Update progress more frequentlyChris Wilson1-8/+25
2014-06-30sna: Reduce assertion when using asynchronous CPU accessChris Wilson1-1/+6
2014-06-30sna: Silence snarky compliersChris Wilson1-1/+1
2014-06-30sna: Mollify assert to be consistent with the scanout flushChris Wilson1-2/+2
2014-06-30test/lowlevel-blt-bench: Exercise masksChris Wilson1-8/+66
2014-06-30test/lowlevel-blt-bench: Exercise SHM pixmapsChris Wilson3-16/+107
2014-06-30intel-virtual-output: Remove one redundant cleanup on errorChris Wilson1-3/+1
2014-06-29intel-virtual-output: Cleanup singleton on failureChris Wilson1-14/+28
2014-06-29intel-virtual-output: Convert debugging messages to verbosityChris Wilson1-153/+174
2014-06-29sna: Ensure CPU bo is synchronized before writingChris Wilson1-0/+4
2014-06-29sna: Update allocation of CPU bo to avoid creating active buffersChris Wilson1-9/+51