1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
|
/*********************************************************************/
/* Copyright 2009, 2010 The University of Texas at Austin. */
/* All rights reserved. */
/* */
/* Redistribution and use in source and binary forms, with or */
/* without modification, are permitted provided that the following */
/* conditions are met: */
/* */
/* 1. Redistributions of source code must retain the above */
/* copyright notice, this list of conditions and the following */
/* disclaimer. */
/* */
/* 2. Redistributions in binary form must reproduce the above */
/* copyright notice, this list of conditions and the following */
/* disclaimer in the documentation and/or other materials */
/* provided with the distribution. */
/* */
/* THIS SOFTWARE IS PROVIDED BY THE UNIVERSITY OF TEXAS AT */
/* AUSTIN ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, */
/* INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */
/* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE */
/* DISCLAIMED. IN NO EVENT SHALL THE UNIVERSITY OF TEXAS AT */
/* AUSTIN OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, */
/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES */
/* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE */
/* GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR */
/* BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF */
/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT */
/* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT */
/* OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE */
/* POSSIBILITY OF SUCH DAMAGE. */
/* */
/* The views and conclusions contained in the software and */
/* documentation are those of the authors and should not be */
/* interpreted as representing official policies, either expressed */
/* or implied, of The University of Texas at Austin. */
/*********************************************************************/
#define ASSEMBLER
#include "common.h"
#define STACK 16
#define ARGS 0
#define STACK_M 4 + STACK + ARGS(%esp)
#define STACK_X 8 + STACK + ARGS(%esp)
#define STACK_INCX 12 + STACK + ARGS(%esp)
#define RET %eax
#define M %ebx
#define X %ecx
#define INCX %edx
#define I %esi
#define MM %ebp
#define XX %edi
#define TEMP %ebx
#ifdef USE_MIN
#define maxpd minpd
#define maxsd minsd
#endif
#include "l1param.h"
PROLOGUE
pushl %ebp
pushl %edi
pushl %esi
pushl %ebx
PROFCODE
movl STACK_M, M
movl STACK_X, X
movl STACK_INCX, INCX
#ifdef F_INTERFACE
movl (M), M
movl (INCX), INCX
#endif
pxor %xmm0, %xmm0
pxor %xmm7, %xmm7
xor RET, RET
testl M, M
jle .L999
testl INCX, INCX
jle .L999
sall $ZBASE_SHIFT, INCX
movl M, MM
movl X, XX
cmpeqpd %xmm7, %xmm7
psrlq $1, %xmm7
movsd 0 * SIZE(XX), %xmm0
movsd 1 * SIZE(XX), %xmm1
addl INCX, XX
decl MM
andpd %xmm7, %xmm0
andpd %xmm7, %xmm1
addpd %xmm1, %xmm0
unpcklpd %xmm0, %xmm0
cmpl $2 * SIZE, INCX
jne .L60
movl MM, I
sarl $3, I
jle .L25
ALIGN_4
.L21:
#ifdef PREFETCH
PREFETCH (PREFETCHSIZE + 0) - PREOFFSET(XX)
#endif
movsd 0 * SIZE(XX), %xmm1
movsd 1 * SIZE(XX), %xmm2
movhpd 2 * SIZE(XX), %xmm1
movhpd 3 * SIZE(XX), %xmm2
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
addpd %xmm2, %xmm1
maxpd %xmm1, %xmm0
movsd 4 * SIZE(XX), %xmm3
movsd 5 * SIZE(XX), %xmm4
movhpd 6 * SIZE(XX), %xmm3
movhpd 7 * SIZE(XX), %xmm4
andpd %xmm7, %xmm3
andpd %xmm7, %xmm4
addpd %xmm4, %xmm3
maxpd %xmm3, %xmm0
#if defined(PREFETCH) && !defined(FETCH128)
PREFETCH (PREFETCHSIZE + 64) - PREOFFSET(XX)
#endif
movsd 8 * SIZE(XX), %xmm1
movsd 9 * SIZE(XX), %xmm2
movhpd 10 * SIZE(XX), %xmm1
movhpd 11 * SIZE(XX), %xmm2
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
addpd %xmm2, %xmm1
maxpd %xmm1, %xmm0
movsd 12 * SIZE(XX), %xmm3
movsd 13 * SIZE(XX), %xmm4
movhpd 14 * SIZE(XX), %xmm3
movhpd 15 * SIZE(XX), %xmm4
andpd %xmm7, %xmm3
andpd %xmm7, %xmm4
addpd %xmm4, %xmm3
maxpd %xmm3, %xmm0
addl $16 * SIZE, XX
decl I
jg .L21
ALIGN_4
.L25:
andl $7, MM
jle .L30
testl $4, MM
je .L26
movsd 0 * SIZE(XX), %xmm1
movsd 1 * SIZE(XX), %xmm2
movhpd 2 * SIZE(XX), %xmm1
movhpd 3 * SIZE(XX), %xmm2
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
addpd %xmm2, %xmm1
maxpd %xmm1, %xmm0
movsd 4 * SIZE(XX), %xmm3
movsd 5 * SIZE(XX), %xmm4
movhpd 6 * SIZE(XX), %xmm3
movhpd 7 * SIZE(XX), %xmm4
andpd %xmm7, %xmm3
andpd %xmm7, %xmm4
addpd %xmm4, %xmm3
maxpd %xmm3, %xmm0
addl $8 * SIZE, XX
ALIGN_3
.L26:
testl $2, MM
je .L27
movsd 0 * SIZE(XX), %xmm1
movsd 1 * SIZE(XX), %xmm2
movhpd 2 * SIZE(XX), %xmm1
movhpd 3 * SIZE(XX), %xmm2
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
addpd %xmm2, %xmm1
maxpd %xmm1, %xmm0
addl $4 * SIZE, XX
ALIGN_3
.L27:
testl $1, MM
je .L30
movsd 0 * SIZE(XX), %xmm1
movsd 1 * SIZE(XX), %xmm2
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
addpd %xmm2, %xmm1
maxsd %xmm1, %xmm0
ALIGN_4
.L30:
movl X, XX
movl M, MM
movapd %xmm0, %xmm1
unpckhpd %xmm0, %xmm0
maxsd %xmm1, %xmm0
unpcklpd %xmm0, %xmm0
movl MM, I
sarl $2, I
jle .L35
ALIGN_4
.L31:
#ifdef PREFETCH
PREFETCH (PREFETCHSIZE + 0) - PREOFFSET(X)
#endif
movsd 0 * SIZE(XX), %xmm1
movsd 1 * SIZE(XX), %xmm2
movhpd 2 * SIZE(XX), %xmm1
movhpd 3 * SIZE(XX), %xmm2
movsd 4 * SIZE(XX), %xmm3
movsd 5 * SIZE(XX), %xmm4
movhpd 6 * SIZE(XX), %xmm3
movhpd 7 * SIZE(XX), %xmm4
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
andpd %xmm7, %xmm3
andpd %xmm7, %xmm4
addpd %xmm2, %xmm1
addpd %xmm4, %xmm3
cmpeqpd %xmm0, %xmm1
cmpeqpd %xmm0, %xmm3
orpd %xmm3, %xmm1
movmskpd %xmm1, TEMP
testl $3, TEMP
jne .L33
addl $8 * SIZE, XX
addl $4, RET
decl I
jg .L31
jmp .L35
ALIGN_4
.L33:
movsd 0 * SIZE(XX), %xmm1
movsd 1 * SIZE(XX), %xmm2
movsd 2 * SIZE(XX), %xmm3
movsd 3 * SIZE(XX), %xmm4
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
andpd %xmm7, %xmm3
andpd %xmm7, %xmm4
addpd %xmm2, %xmm1
addpd %xmm4, %xmm3
incl RET
comisd %xmm0, %xmm1
je .L999
incl RET
comisd %xmm0, %xmm3
je .L999
movsd 4 * SIZE(XX), %xmm1
movsd 5 * SIZE(XX), %xmm2
movsd 6 * SIZE(XX), %xmm3
movsd 7 * SIZE(XX), %xmm4
addl $8 * SIZE, XX
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
andpd %xmm7, %xmm3
andpd %xmm7, %xmm4
addpd %xmm2, %xmm1
addpd %xmm4, %xmm3
incl RET
comisd %xmm0, %xmm1
je .L999
incl RET
comisd %xmm0, %xmm3
je .L999
ALIGN_3
.L35:
testl $2, MM
je .L36
movsd 0 * SIZE(XX), %xmm1
movsd 1 * SIZE(XX), %xmm2
movsd 2 * SIZE(XX), %xmm3
movsd 3 * SIZE(XX), %xmm4
addl $4 * SIZE, XX
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
andpd %xmm7, %xmm3
andpd %xmm7, %xmm4
addpd %xmm2, %xmm1
addpd %xmm4, %xmm3
incl RET
comisd %xmm0, %xmm1
je .L999
incl RET
comisd %xmm0, %xmm3
je .L999
ALIGN_3
.L36:
incl RET
jmp .L999
ALIGN_3
.L60:
movl MM, I
sarl $3, I
jle .L65
ALIGN_4
.L61:
#ifdef PREFETCH
PREFETCH (PREFETCHSIZE + 0) - PREOFFSET(X)
#endif
movsd 0 * SIZE(XX), %xmm1
movsd 1 * SIZE(XX), %xmm2
addl INCX, XX
movhpd 0 * SIZE(XX), %xmm1
movhpd 1 * SIZE(XX), %xmm2
addl INCX, XX
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
addpd %xmm2, %xmm1
maxpd %xmm1, %xmm0
movsd 0 * SIZE(XX), %xmm3
movsd 1 * SIZE(XX), %xmm4
addl INCX, XX
movhpd 0 * SIZE(XX), %xmm3
movhpd 1 * SIZE(XX), %xmm4
addl INCX, XX
andpd %xmm7, %xmm3
andpd %xmm7, %xmm4
addpd %xmm4, %xmm3
maxpd %xmm3, %xmm0
#if defined(PREFETCH) && !defined(FETCH128)
PREFETCH (PREFETCHSIZE + 64) - PREOFFSET(X)
#endif
movsd 0 * SIZE(XX), %xmm1
movsd 1 * SIZE(XX), %xmm2
addl INCX, XX
movhpd 0 * SIZE(XX), %xmm1
movhpd 1 * SIZE(XX), %xmm2
addl INCX, XX
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
addpd %xmm2, %xmm1
maxpd %xmm1, %xmm0
movsd 0 * SIZE(XX), %xmm3
movsd 1 * SIZE(XX), %xmm4
addl INCX, XX
movhpd 0 * SIZE(XX), %xmm3
movhpd 1 * SIZE(XX), %xmm4
addl INCX, XX
andpd %xmm7, %xmm3
andpd %xmm7, %xmm4
addpd %xmm4, %xmm3
maxpd %xmm3, %xmm0
decl I
jg .L61
ALIGN_4
.L65:
andl $7, MM
jle .L70
testl $4, MM
je .L66
movsd 0 * SIZE(XX), %xmm1
movsd 1 * SIZE(XX), %xmm2
addl INCX, XX
movhpd 0 * SIZE(XX), %xmm1
movhpd 1 * SIZE(XX), %xmm2
addl INCX, XX
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
addpd %xmm2, %xmm1
maxpd %xmm1, %xmm0
movsd 0 * SIZE(XX), %xmm3
movsd 1 * SIZE(XX), %xmm4
addl INCX, XX
movhpd 0 * SIZE(XX), %xmm3
movhpd 1 * SIZE(XX), %xmm4
addl INCX, XX
andpd %xmm7, %xmm3
andpd %xmm7, %xmm4
addpd %xmm4, %xmm3
maxpd %xmm3, %xmm0
ALIGN_3
.L66:
testl $2, MM
je .L67
movsd 0 * SIZE(XX), %xmm1
movsd 1 * SIZE(XX), %xmm2
addl INCX, XX
movhpd 0 * SIZE(XX), %xmm1
movhpd 1 * SIZE(XX), %xmm2
addl INCX, XX
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
addpd %xmm2, %xmm1
maxpd %xmm1, %xmm0
ALIGN_3
.L67:
testl $1, MM
je .L70
movsd 0 * SIZE(XX), %xmm1
movsd 1 * SIZE(XX), %xmm2
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
addpd %xmm2, %xmm1
maxsd %xmm1, %xmm0
ALIGN_3
.L70:
movl X, XX
movl M, MM
movapd %xmm0, %xmm1
unpckhpd %xmm0, %xmm0
maxsd %xmm1, %xmm0
unpcklpd %xmm0, %xmm0
movl MM, I
sarl $2, I
jle .L75
ALIGN_4
.L71:
#ifdef PREFETCH
PREFETCH (PREFETCHSIZE + 0) - PREOFFSET(X)
#endif
movsd 0 * SIZE(XX), %xmm1
movsd 1 * SIZE(XX), %xmm2
addl INCX, XX
movhpd 0 * SIZE(XX), %xmm1
movhpd 1 * SIZE(XX), %xmm2
addl INCX, XX
movsd 0 * SIZE(XX), %xmm3
movsd 1 * SIZE(XX), %xmm4
addl INCX, XX
movhpd 0 * SIZE(XX), %xmm3
movhpd 1 * SIZE(XX), %xmm4
addl INCX, XX
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
andpd %xmm7, %xmm3
andpd %xmm7, %xmm4
addpd %xmm2, %xmm1
addpd %xmm4, %xmm3
cmpeqpd %xmm0, %xmm1
cmpeqpd %xmm0, %xmm3
orpd %xmm3, %xmm1
movmskpd %xmm1, TEMP
testl $3, TEMP
jne .L73
addl $4, RET
decl I
jg .L71
jmp .L75
ALIGN_4
.L73:
leal (, INCX, 4), TEMP
subl TEMP, XX
movsd 0 * SIZE(XX), %xmm1
movsd 1 * SIZE(XX), %xmm2
addl INCX, XX
movsd 0 * SIZE(XX), %xmm3
movsd 1 * SIZE(XX), %xmm4
addl INCX, XX
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
andpd %xmm7, %xmm3
andpd %xmm7, %xmm4
addpd %xmm2, %xmm1
addpd %xmm4, %xmm3
incl RET
comisd %xmm0, %xmm1
je .L999
incl RET
comisd %xmm0, %xmm3
je .L999
movsd 0 * SIZE(XX), %xmm1
movsd 1 * SIZE(XX), %xmm2
addl INCX, XX
movsd 0 * SIZE(XX), %xmm3
movsd 1 * SIZE(XX), %xmm4
addl INCX, XX
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
andpd %xmm7, %xmm3
andpd %xmm7, %xmm4
addpd %xmm2, %xmm1
addpd %xmm4, %xmm3
incl RET
comisd %xmm0, %xmm1
je .L999
incl RET
comisd %xmm0, %xmm3
je .L999
ALIGN_3
.L75:
testl $2, MM
je .L76
movsd 0 * SIZE(XX), %xmm1
movsd 1 * SIZE(XX), %xmm2
addl INCX, XX
movsd 0 * SIZE(XX), %xmm3
movsd 1 * SIZE(XX), %xmm4
addl INCX, XX
andpd %xmm7, %xmm1
andpd %xmm7, %xmm2
andpd %xmm7, %xmm3
andpd %xmm7, %xmm4
addpd %xmm2, %xmm1
addpd %xmm4, %xmm3
incl RET
comisd %xmm0, %xmm1
je .L999
incl RET
comisd %xmm0, %xmm3
je .L999
ALIGN_3
.L76:
incl RET
ALIGN_4
.L999:
popl %ebx
popl %esi
popl %edi
popl %ebp
ret
EPILOGUE
|
