index
:
platform/upstream/nasm
accepted/tizen/ivi/genivi
accepted/tizen/ivi/stable
accepted/tizen_3.0.2014.q3_common
accepted/tizen_3.0.m14.3_ivi
accepted/tizen_3.0.m2_mobile
accepted/tizen_3.0.m2_tv
accepted/tizen_3.0.m2_wearable
accepted/tizen_3.0_common
accepted/tizen_3.0_ivi
accepted/tizen_3.0_mobile
accepted/tizen_3.0_tv
accepted/tizen_3.0_wearable
accepted/tizen_4.0_unified
accepted/tizen_5.0_unified
accepted/tizen_5.5_unified
accepted/tizen_5.5_unified_mobile_hotfix
accepted/tizen_5.5_unified_wearable_hotfix
accepted/tizen_6.0_unified
accepted/tizen_6.0_unified_hotfix
accepted/tizen_6.5_unified
accepted/tizen_7.0_unified
accepted/tizen_7.0_unified_hotfix
accepted/tizen_8.0_unified
accepted/tizen_9.0_unified
accepted/tizen_common
accepted/tizen_generic
accepted/tizen_ivi
accepted/tizen_mobile
accepted/tizen_tv
accepted/tizen_unified
accepted/tizen_unified_toolchain
accepted/tizen_unified_x
accepted/tizen_unified_x_asan
accepted/tizen_wearable
pristine-tar
sandbox/kevinthierry/bump-2.11.06
sandbox/kevinthierry/upstream
sandbox/pcoval/devel
tizen
tizen_3.0
tizen_3.0.2014.q3_common
tizen_3.0.2014.q4_common
tizen_3.0.2015.q1_common
tizen_3.0.2015.q2_common
tizen_3.0.m14.2_ivi
tizen_3.0.m14.3_ivi
tizen_3.0.m1_mobile
tizen_3.0.m1_tv
tizen_3.0.m2
tizen_3.0_ivi
tizen_3.0_tv
tizen_4.0
tizen_4.0_tv
tizen_5.0
tizen_5.5
tizen_5.5_mobile_hotfix
tizen_5.5_tv
tizen_5.5_wearable_hotfix
tizen_6.0
tizen_6.0_hotfix
tizen_6.5
tizen_7.0
tizen_7.0_hotfix
tizen_8.0
tizen_9.0
tizen_ivi_genivi
upstream
upstream-2.10.07
Domain: System / Toolchain;
Dongkyun Son <dongkyun.s@samsung.com>
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
insns.dat
Age
Commit message (
Expand
)
Author
Files
Lines
2007-09-18
Merge commit 'origin/master' into sse5
H. Peter Anvin
1
-0
/
+3
2007-09-18
Add NOP with argument to the instruction list
H. Peter Anvin
1
-0
/
+3
2007-09-18
Implement "oword" (128 bits) as a first-class size
H. Peter Anvin
1
-10
/
+16
2007-09-18
SSE5 instruction table
H. Peter Anvin
1
-0
/
+148
2007-09-17
insns.dat: All SSE5 instructions are AMD
H. Peter Anvin
1
-16
/
+16
2007-09-17
Actually generate SSE5 instructions
H. Peter Anvin
1
-0
/
+18
2007-09-17
Merge commit 'origin/master' into sse5
H. Peter Anvin
1
-1
/
+1
2007-09-17
Initial support for four arguments per instruction
H. Peter Anvin
1
-81
/
+81
2007-09-17
CLFLUSH: Neither an x64 instruction nor AMD
H. Peter Anvin
1
-1
/
+1
2007-09-12
Fix literal F2 and F3 prefixes
H. Peter Anvin
1
-64
/
+64
2007-09-12
Add (untested!) SSSE3, SSE4.1, SSE4.2 instructions
H. Peter Anvin
1
-8
/
+80
2007-09-12
Add support for Tejas New Instructions (SSSE3)
H. Peter Anvin
1
-0
/
+33
2007-09-12
Remove $Id$ tags (useless with git)
H. Peter Anvin
1
-1
/
+0
2007-09-12
Use rm32 operands for VMREAD/VMWRITE
H. Peter Anvin
1
-4
/
+2
2007-09-11
Handle instructions which can have both REX.W and OSP
H. Peter Anvin
1
-2
/
+2
2007-09-02
Fix some MMX/SSE irregularities which interact with the 64-bit support
H. Peter Anvin
1
-12
/
+12
2007-08-17
Fixed issues with REX prefix effective address generation. Fixed XMM instruct...
Keith Kanios
1
-227
/
+227
2007-05-30
Machine-generated \321->\324 corrections
H. Peter Anvin
1
-148
/
+148
2007-05-30
More \321 -> \324
H. Peter Anvin
1
-2
/
+2
2007-05-30
MOV reg64,reg64 takes \324 (64 bit with REX) not \321 (32 bit)
H. Peter Anvin
1
-1
/
+1
2007-04-17
Handle "LOCK as REX.R" for MOV CRx; fix warning for invalid 64-bit regs
H. Peter Anvin
1
-2
/
+2
2007-04-16
MEM_OFFSET Instructions Fixed.
Keith Kanios
1
-4
/
+4
2007-04-16
Fixed long mode MEM_OFFS issue.
Keith Kanios
1
-4
/
+4
2007-04-16
More \321 -> \324 for 64-bit instructions
H. Peter Anvin
1
-3
/
+3
2007-04-16
More 64-bit ndisasm fixes.
H. Peter Anvin
1
-2
/
+2
2007-04-16
Fixes for 64-bit ndisasm.
H. Peter Anvin
1
-1
/
+1
2007-04-15
CR8 is not special in any way as far as the assembler is concerned.
H. Peter Anvin
1
-14
/
+6
2007-04-12
General push for x86-64 support, dubbed 0.99.00.
Keith Kanios
1
-73
/
+312
2006-03-02
Add VMX instructions.
Eric Christopher
1
-0
/
+14
2003-09-02
STR also has SMSW/SLDT-like semantics for operand size
H. Peter Anvin
1
-1
/
+2
2003-08-27
SMSW and SLDT are implicitly 16 bits when accessing memory, but can set
H. Peter Anvin
1
-2
/
+4
2003-03-12
Add Cyrix XSTORE
H. Peter Anvin
1
-0
/
+1
2003-02-24
Add support for the new instructions in Prescott
H. Peter Anvin
1
-0
/
+28
2003-02-04
bugfixes to insns.dat pmovhps, pmovlps, sysexit
Frank Kotler
1
-3
/
+1
2002-11-08
Fix bug 615409 (UNPCKHPD xmmreg,mem not vice versa)
H. Peter Anvin
1
-1
/
+1
2002-06-07
Removed unnecessary address size flags from register only versions of instruc...
Debbie Wiles
1
-118
/
+118
2002-06-06
This is the "megapatch":
H. Peter Anvin
1
-19
/
+9
2002-05-28
Add the JMPE instruction.
H. Peter Anvin
1
-0
/
+5
2002-05-27
Deal with another case of address/operand size confusion, BR 560873
H. Peter Anvin
1
-6
/
+6
2002-05-10
*** empty log message ***
Debbie Wiles
1
-1
/
+1
2002-05-09
*** empty log message ***
Debbie Wiles
1
-3
/
+3
2002-05-09
Processor level fixes from John Coffman
H. Peter Anvin
1
-17
/
+17
2002-04-30
NASM 0.98.30
H. Peter Anvin
1
-3
/
+3
2002-04-30
NASM 0.98.25alt
H. Peter Anvin
1
-16
/
+16
2002-04-30
NASM 0.98.25
H. Peter Anvin
1
-22
/
+31
2002-04-30
NASM 0.98.23
H. Peter Anvin
1
-63
/
+63
2002-04-30
NASM 0.98.21
H. Peter Anvin
1
-18
/
+10
2002-04-30
NASM 0.98.12
H. Peter Anvin
1
-70
/
+70
2002-04-30
NASM 0.98.11
H. Peter Anvin
1
-59
/
+80
2002-04-30
NASM 0.98.09
H. Peter Anvin
1
-375
/
+419
[next]