diff options
author | H. Peter Anvin <hpa@linux.intel.com> | 2011-07-08 16:08:34 -0700 |
---|---|---|
committer | H. Peter Anvin <hpa@linux.intel.com> | 2011-07-08 16:08:34 -0700 |
commit | 9f0dcfc724bd23aa39b90bdb0c12e8f036621a16 (patch) | |
tree | e2dca8b3dc89684e9647503604cde1fc58dfebd1 /insns.h | |
parent | cffe61e776f044c2ce80e7ebe2108ce09c952715 (diff) | |
download | nasm-9f0dcfc724bd23aa39b90bdb0c12e8f036621a16.tar.gz nasm-9f0dcfc724bd23aa39b90bdb0c12e8f036621a16.tar.bz2 nasm-9f0dcfc724bd23aa39b90bdb0c12e8f036621a16.zip |
A few more AVX2 spec instructions
Signed-off-by: H. Peter Anvin <hpa@linux.intel.com>
Diffstat (limited to 'insns.h')
-rw-r--r-- | insns.h | 1 |
1 files changed, 1 insertions, 0 deletions
@@ -112,6 +112,7 @@ extern const uint8_t nasm_bytecodes[]; #define IF_FMA 0x00800000UL /* HACK NEED TO REORGANIZE THESE BITS */ #define IF_BMI1 0x00800000UL /* HACK NEED TO REORGANIZE THESE BITS */ #define IF_BMI2 0x00800000UL /* HACK NEED TO REORGANIZE THESE BITS */ +#define IF_INVPCID 0x00800000UL /* HACK NEED TO REORGANIZE THESE BITS */ #define IF_PMASK 0xFF000000UL /* the mask for processor types */ #define IF_PLEVEL 0x0F000000UL /* the mask for processor instr. level */ /* also the highest possible processor */ |