summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorZhao Yakui <yakui.zhao@intel.com>2013-12-19 17:03:31 +0800
committerYakui Zhao <yakui.zhao@intel.com>2013-12-19 17:03:31 +0800
commit96766f465fe2f3d46593a15c413b8f1b9e4b0213 (patch)
tree3274e4a3cd9f932df743c6be99ebe4b689cfea53
parentd269e2121928fa4b59b150a50c8a1dde43a4c9e3 (diff)
downloadlibva-intel-driver-96766f465fe2f3d46593a15c413b8f1b9e4b0213.tar.gz
libva-intel-driver-96766f465fe2f3d46593a15c413b8f1b9e4b0213.tar.bz2
libva-intel-driver-96766f465fe2f3d46593a15c413b8f1b9e4b0213.zip
Fix the error in render shader for BDW
Signed-off-by: Zhao Yakui <yakui.zhao@intel.com>
-rw-r--r--src/shaders/render/exa_wm_write.g8a16
-rw-r--r--src/shaders/render/exa_wm_write.g8b16
2 files changed, 16 insertions, 16 deletions
diff --git a/src/shaders/render/exa_wm_write.g8a b/src/shaders/render/exa_wm_write.g8a
index 58347b3..e6da9b6 100644
--- a/src/shaders/render/exa_wm_write.g8a
+++ b/src/shaders/render/exa_wm_write.g8a
@@ -45,17 +45,17 @@ define(`slot_b_01', `g71')
define(`slot_a_00', `g72')
define(`slot_a_01', `g73')
-mov (8) slot_r_00<1>F src_sample_r_01<1>F { align1 mask_disable };
-mov (8) slot_r_01<1>F src_sample_r_23<1>F { align1 mask_disable };
+mov (8) slot_r_00<1>F src_sample_r_01<8,8,1>F { align1 mask_disable };
+mov (8) slot_r_01<1>F src_sample_r_23<8,8,1>F { align1 mask_disable };
-mov (8) slot_g_00<1>F src_sample_g_01<1>F { align1 mask_disable };
-mov (8) slot_g_01<1>F src_sample_g_23<1>F { align1 mask_disable };
+mov (8) slot_g_00<1>F src_sample_g_01<8,8,1>F { align1 mask_disable };
+mov (8) slot_g_01<1>F src_sample_g_23<8,8,1>F { align1 mask_disable };
-mov (8) slot_b_00<1>F src_sample_b_01<1>F { align1 mask_disable };
-mov (8) slot_b_01<1>F src_sample_b_23<1>F { align1 mask_disable };
+mov (8) slot_b_00<1>F src_sample_b_01<8,8,1>F { align1 mask_disable };
+mov (8) slot_b_01<1>F src_sample_b_23<8,8,1>F { align1 mask_disable };
-mov (8) slot_a_00<1>F src_sample_a_01<1>F { align1 mask_disable };
-mov (8) slot_a_01<1>F src_sample_a_23<1>F { align1 mask_disable };
+mov (8) slot_a_00<1>F src_sample_a_01<8,8,1>F { align1 mask_disable };
+mov (8) slot_a_01<1>F src_sample_a_23<8,8,1>F { align1 mask_disable };
send (16)
data_port_msg_2_ind
diff --git a/src/shaders/render/exa_wm_write.g8b b/src/shaders/render/exa_wm_write.g8b
index 2f237de..822578d 100644
--- a/src/shaders/render/exa_wm_write.g8b
+++ b/src/shaders/render/exa_wm_write.g8b
@@ -1,13 +1,13 @@
{ 0x00600001, 0x2800020c, 0x008d0000, 0x00000000 },
{ 0x00600001, 0x2820020c, 0x008d0020, 0x00000000 },
- { 0x00600001, 0x28403aec, 0x002001c0, 0x00000000 },
- { 0x00600001, 0x28603aec, 0x002001e0, 0x00000000 },
- { 0x00600001, 0x28803aec, 0x00200200, 0x00000000 },
- { 0x00600001, 0x28a03aec, 0x00200220, 0x00000000 },
- { 0x00600001, 0x28c03aec, 0x00200240, 0x00000000 },
- { 0x00600001, 0x28e03aec, 0x00200260, 0x00000000 },
- { 0x00600001, 0x29003aec, 0x00200280, 0x00000000 },
- { 0x00600001, 0x29203aec, 0x002002a0, 0x00000000 },
+ { 0x00600001, 0x28403aec, 0x008d01c0, 0x00000000 },
+ { 0x00600001, 0x28603aec, 0x008d01e0, 0x00000000 },
+ { 0x00600001, 0x28803aec, 0x008d0200, 0x00000000 },
+ { 0x00600001, 0x28a03aec, 0x008d0220, 0x00000000 },
+ { 0x00600001, 0x28c03aec, 0x008d0240, 0x00000000 },
+ { 0x00600001, 0x28e03aec, 0x008d0260, 0x00000000 },
+ { 0x00600001, 0x29003aec, 0x008d0280, 0x00000000 },
+ { 0x00600001, 0x29203aec, 0x008d02a0, 0x00000000 },
{ 0x05800031, 0x20000a40, 0x0e000800, 0x940b1000 },
{ 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },
{ 0x0000007e, 0x00000000, 0x00000000, 0x00000000 },