summaryrefslogtreecommitdiff
path: root/radeon
AgeCommit message (Expand)AuthorFilesLines
2016-06-27remove the pthread-stub dependencysubmit/tizen/20160627.072623accepted/tizen/wearable/20160629.020052accepted/tizen/tv/20160629.020045accepted/tizen/mobile/20160629.020055accepted/tizen/ivi/20160629.020036accepted/tizen/common/20160701.100325SooChan Lim1-2/+1
2014-09-28radeon: use drm_mmap/drm_munmap wrappersEmil Velikov3-6/+3
2014-09-28automake: pick up all files for distribution.Emil Velikov1-1/+1
2014-09-01radeon: add Android build supportEmil Velikov1-0/+30
2014-09-01libdrm, freedreno, intel, nouveau, radeon: add Makefile.sourcesEmil Velikov2-18/+23
2014-08-25radeon: Fix surf->bankh init by default value when surf->tile_split == 0Maks Naumov1-2/+2
2014-08-21radeon: add new SI pci idsAlex Deucher1-0/+4
2014-08-21radeon: add new CIK pci idsAlex Deucher1-0/+3
2014-08-04radeon: Use symbol visibility.Maarten Lankhorst7-69/+98
2014-07-29radeon: fix typo in sample split / fixes MSAA on HawaiiMarek Olšák1-1/+1
2014-07-16radeon: Remove superfluous parentheses.Thomas Klausner1-9/+9
2014-05-02radeon: add Mullins pci idsSamuel Li1-0/+17
2014-05-02radeon: add Mullins chip familySamuel Li1-0/+1
2013-12-24radeon: fix sumo2 pci idAlex Deucher1-1/+1
2013-12-24radeon: avoid possible divide by 0 in surface managerAlex Deucher1-3/+3
2013-11-26radeon: Update unaligned offset for 2D->1D tiling transition on SIMichel Dänzer1-1/+1
2013-11-23radeon: handle P16 pipe configs for HawaiiMarek Olšák1-0/+6
2013-11-23radeon: don't overallocate stencil by 4 on SI and CIKMichel Dänzer1-2/+3
2013-11-23radeon: implement 2D tiling for CIKMarek Olšák2-13/+613
2013-11-23radeon: fix mipmap level 0 and 1 alignment for SI and CIKMichel Dänzer1-10/+12
2013-11-13radeon: add hawaii pci idsAlex Deucher1-0/+13
2013-11-13radeon: add hawaii chip familyAlex Deucher1-0/+1
2013-09-29radeon: fix pitch alignment for non-power-of-two mipmaps on SIMarek Olšák1-3/+11
2013-09-18radeon: Fix tiling mode index for 1D tiled depth/stencil surfaces on CIKMichel Dänzer1-3/+12
2013-09-06radeon: pad CS to 8 DWAlex Deucher1-0/+3
2013-09-06radeon: add berlin pci idsAlex Deucher1-0/+22
2013-06-28radeon: add kabini pci idsAlex Deucher1-0/+17
2013-06-28radeon: add Bonaire pci idsAlex Deucher1-0/+9
2013-06-28radeon: add CIK chip familiesAlex Deucher1-0/+3
2013-06-06radeon: correct RADEON_GEM_WAIT_IDLE useMark Kettenis1-2/+2
2013-05-15radeon: add RADEON_SURF_FMASK flag which disables 2D->1D tiling transitionMarek Olšák2-3/+7
2013-05-13radeon: add HAINAN pci idsAlex Deucher1-0/+7
2013-05-13radeon: add HAINAN familyAlex Deucher1-0/+1
2013-04-25radeon: add new richland pci idsAlex Deucher1-0/+2
2013-04-25radeon: add new SI pci idsAlex Deucher1-0/+3
2013-04-12radeon: add si tiling support v5Jerome Glisse2-45/+644
2013-03-08radeon: add pci ids for Richland APUsAlex Deucher1-0/+11
2013-03-07radeonsi: make sure tile_split field are not garbageJerome Glisse1-1/+7
2013-02-04radeon: add OLAND pci idsAlex Deucher1-0/+14
2013-02-04radeon: add OLAND familyAlex Deucher1-0/+1
2013-01-18radeon: Fix 1D tiling layout on SI.Michel Dänzer1-23/+88
2012-11-28drm/radeon: track global bo name and always return the sameJerome Glisse1-5/+11
2012-11-21radeon: add new SI pci idAlex Deucher1-0/+1
2012-10-26radeon: fix tile_split of 128-bit surface formats with 8x MSAAMarek Olšák1-0/+2
2012-10-24radeon: fix unused-function warningAndreas Boll1-0/+2
2012-10-16radeon: add some new SI pci idsAlex Deucher1-0/+3
2012-10-06radeon: fix stencil miptree allocation of combined ZS buffers on EG and SIMarek Olšák2-76/+123
2012-10-06radeon: don't force stencil tile split to 0Marek Olšák1-2/+0
2012-10-03radeon: don't take the stencil-specific codepath for buffers without stencilMarek Olšák1-1/+1
2012-09-06radeon: Sampling pitch for non-mipmaps seems padded to slice alignment on SI.Michel Dänzer1-3/+8
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-01 12:36:50 +0000