1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
|
// Copyright (C) 2018 Intel Corporation
// SPDX-License-Identifier: Apache-2.0
//
#include "lstm.hpp"
const char *intel_lstm_projected_layer_name[NUM_LSTM_LAYERS] = {
"combined input transform",
"combined recurrent transform",
"input gate",
"forget gate",
"cell gate input part 1",
"cell gate input part 2",
"cell gate output part 1",
"cell gate output part 2",
"output gate",
"hidden gated output",
"projected output"
};
const char *intel_lstm_projected_layer_g4_name[NUM_LSTM_G4_LAYERS] = {
"combined input transform",
"deinterleave",
"interleave 1",
"interleave 2",
"interleave 3",
"interleave 4",
"combined recurrent transform - 1",
"input gate - 1",
"forget gate - 1",
"cell gate input part 1 - 1",
"cell gate input part 2 - 1",
"cell gate output part 1 - 1",
"cell gate output part 2 - 1",
"output gate - 1",
"hidden gated output - 1",
"projected output - 1",
"combined recurrent transform - 2",
"input gate - 2",
"forget gate - 2",
"cell gate input part 1 - 2",
"cell gate input part 2 - 2",
"cell gate output part 1 - 2",
"cell gate output part 2 - 2",
"output gate - 2",
"hidden gated output - 2",
"projected output - 2",
"combined recurrent transform - 3",
"input gate - 3",
"forget gate - 3",
"cell gate input part 1 - 3",
"cell gate input part 2 - 3",
"cell gate output part 1 - 3",
"cell gate output part 2 - 3",
"output gate - 3",
"hidden gated output - 3",
"projected output - 3",
"combined recurrent transform - 4",
"input gate - 4",
"forget gate - 4",
"cell gate input part 1 - 4",
"cell gate input part 2 - 4",
"cell gate output part 1 - 4",
"cell gate output part 2 - 4",
"output gate - 4",
"hidden gated output - 4",
"projected output - 4",
"interleave"
};
|
