blob: 8326a9336d5b877b78365e6c9deb8fe8d0743013 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
|
// Copyright (C) 2018 Intel Corporation
//
// SPDX-License-Identifier: Apache-2.0
//
#include "ext_list.hpp"
#include "ext_base.hpp"
#include <vector>
namespace InferenceEngine {
namespace Extensions {
namespace Cpu {
class ReorgYoloImpl: public ExtLayerBase {
public:
explicit ReorgYoloImpl(const CNNLayer* layer) {
try {
if (layer->insData.size() != 1 || layer->outData.empty())
THROW_IE_EXCEPTION << "Incorrect number of input/output edges!";
stride = layer->GetParamAsInt("stride");
addConfig(layer, {DataConfigurator(ConfLayout::PLN)}, {DataConfigurator(ConfLayout::PLN)});
} catch (InferenceEngine::details::InferenceEngineException &ex) {
errorMsg = ex.what();
}
}
StatusCode execute(std::vector<Blob::Ptr>& inputs, std::vector<Blob::Ptr>& outputs,
ResponseDesc *resp) noexcept override {
const auto *src_data = inputs[0]->cbuffer().as<const float *>();
auto *dst_data = outputs[0]->buffer().as<float *>();
int IW = (inputs[0]->getTensorDesc().getDims().size() > 3) ? inputs[0]->getTensorDesc().getDims()[3] : 1;
int IH = (inputs[0]->getTensorDesc().getDims().size() > 2) ? inputs[0]->getTensorDesc().getDims()[2] : 1;
int IC = (inputs[0]->getTensorDesc().getDims().size() > 1) ? inputs[0]->getTensorDesc().getDims()[1] : 1;
int B = (inputs[0]->getTensorDesc().getDims().size() > 0) ? inputs[0]->getTensorDesc().getDims()[0] : 1;
int ic_off = IC / (stride * stride);
int ih_off = IH * stride;
int iw_off = IW * stride;
for (int b = 0; b < B; b++) {
for (int ic = 0; ic < IC; ic++) {
for (int ih = 0; ih < IH; ih++) {
for (int iw = 0; iw < IW; iw++) {
int dstIndex = b * IC * IH * IW + ic * IH * IW + ih * IW + iw;
int oc = ic % ic_off;
int offset = ic / ic_off;
int ow = iw * stride + offset % stride;
int oh = ih * stride + offset / stride;
int srcIndex = b * ic_off * ih_off * iw_off + oc * ih_off * iw_off + oh * iw_off + ow;
dst_data[dstIndex] = src_data[srcIndex];
}
}
}
}
return OK;
}
private:
int stride;
};
REG_FACTORY_FOR(ImplFactory<ReorgYoloImpl>, ReorgYolo);
} // namespace Cpu
} // namespace Extensions
} // namespace InferenceEngine
|
