summaryrefslogtreecommitdiff
path: root/tests/src/JIT/Regression/CLR-x86-JIT/V1-M12-Beta2/b35486/b35486.il
blob: 1d6225d46e9677dd49152937cdac478caa328946 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
// Licensed to the .NET Foundation under one or more agreements.
// The .NET Foundation licenses this file to you under the MIT license.
// See the LICENSE file in the project root for more information.


.assembly extern legacy library mscorlib {}
.assembly extern System.Console
{
  .publickeytoken = (B0 3F 5F 7F 11 D5 0A 3A )
  .ver 4:0:0:0
}
.assembly ILGEN_0xc53351bb {}
.class ILGEN_0xc53351bb {

.field static	int16 field_0x2

.method static float32 Method_0x6cf4(int16 Arg_0x0, int8 Arg_0x1, unsigned int32 Arg_0x2, unsigned int64 Arg_0x3, int32 Arg_0x4, int64 Arg_0x5, int16 Arg_0x6, int16 Arg_0x7, unsigned int8 Arg_0x8, int64 Arg_0x9, float32 Arg_0xa, unsigned int8 Arg_0xb, unsigned int64 Arg_0xc, unsigned int8 Arg_0xd) {
.maxstack	9

 .locals (int64 local_0x5,int64 local_0x9,int32 local_0xa,unsigned int32 local_0xc)

ldc.i8 0x2a4a65245c5f7aa8 
stloc local_0x5
ldc.i8 0x72936dc07da040e4 
stloc local_0x9
ldc.i4 0x12034bf1 
stloc local_0xa
ldc.i4 0x2f7e6c3b 
stloc local_0xc

ldc.i4 0x7c5f2a62 
stsfld int16 ILGEN_0xc53351bb::field_0x2

 ldloc local_0x9
 conv.u8
 conv.i2
 ldc.i4.3
 conv.ovf.u4
 brfalse Branch_0xc

 ldsfld int16 ILGEN_0xc53351bb::field_0x2
 ldloc local_0xa
 bgt.un Branch_0xe

 ldarg Arg_0xc
 br Branch_0xf

 Branch_0xe:

 ldarg Arg_0x3
 Branch_0xf:

 br Branch_0xd

 Branch_0xc:

 ldc.i4.6
 ldarg Arg_0xb
 blt.un Branch_0x10

 ldarg Arg_0x3
 br Branch_0x11

 Branch_0x10:

 ldarg Arg_0x3
 Branch_0x11:

 Branch_0xd:

 ldloc local_0x5
 bne.un Branch_0xa

 ldarg Arg_0xa
 ldc.r4 float32(0x541a4769)
 ble.un Branch_0x14

 ldc.i4.8
 br Branch_0x15

 Branch_0x14:

 ldarg Arg_0x0
 Branch_0x15:

 conv.ovf.u2.un
 br Branch_0xb

 Branch_0xa:

 ldc.i4.6
 ldc.i4.5
 blt.un Branch_0x1a

 ldarg Arg_0xc
 br Branch_0x1b

 Branch_0x1a:

 ldloc local_0x9
 Branch_0x1b:
conv.i4
 brfalse Branch_0x18

 ldarg Arg_0x5
 ldc.i8 0x7d56770370221df
 bge.un Branch_0x1c

 ldc.i4.0
 br Branch_0x1d

 Branch_0x1c:

 ldloc local_0xa
 Branch_0x1d:

 br Branch_0x19

 Branch_0x18:

Start_Orphan_a:
 nop
End_Orphan_a:
 ldc.i4.1
 ldc.i4.m1
 div.un
 Branch_0x19:

 Branch_0xb:

 bne.un Branch_0x0

 ldc.r8 float64(0x775524a911715582)
 conv.u
 brfalse Branch_0x22

 ldloc local_0x5
 conv.ovf.i8.un
 br Branch_0x23

 Branch_0x22:

 ldc.r8 float64(0x72a15a13261c384f)
 conv.ovf.u8
 Branch_0x23:

 ldc.i4.0
 ldarg Arg_0x4
 bgt Branch_0x26

 ldarg Arg_0x8
 br Branch_0x27

 Branch_0x26:

 ldc.i4.s -24
 Branch_0x27:

 ldc.r8 float64(0x4f151f135d917d8)
 conv.ovf.i
 beq Branch_0x24
 ldc.i4 0x6053950
 ldc.i4.m1
 ble Branch_0x28

 ldc.i8 0x41532ca653cb1af4
 br Branch_0x29

 Branch_0x28:

 ldarg Arg_0x5
 Branch_0x29:

 br Branch_0x25

 Branch_0x24:

 ldc.i4.0
 ldarg Arg_0x0
 bgt Branch_0x2a

 ldarg Arg_0x3
 br Branch_0x2b

 Branch_0x2a:

 ldarg Arg_0x9
 Branch_0x2b:

 Branch_0x25:

 bgt.un Branch_0x1e

 ldc.i4.0
 ldc.i4.5
 bge Branch_0x2e

 ldarg Arg_0x1
 br Branch_0x2f

 Branch_0x2e:

 ldsfld int16 ILGEN_0xc53351bb::field_0x2
 Branch_0x2f:

 ldc.i4.4
 ldarg Arg_0x2
 bge Branch_0x30

 ldarg Arg_0xd
 br Branch_0x31

 Branch_0x30:

 ldc.i4.5
 Branch_0x31:

 blt.un Branch_0x2c

 ldc.i4 0x25d95457
 ldarg Arg_0x1
 bgt.un Branch_0x32

 ldarg Arg_0xa
 br Branch_0x33

 Branch_0x32:

 ldarg Arg_0xa
 Branch_0x33:

 br Branch_0x2d

 Branch_0x2c:

 ldarg Arg_0x3
 ldarg Arg_0x3
 bgt Branch_0x34

 ldc.r4 float32(0x6ab36f7b)
 br Branch_0x35

 Branch_0x34:

 ldc.r4 float32(0x71e91d1d)
 Branch_0x35:

 Branch_0x2d:

 br Branch_0x1f

 Branch_0x1e:

 ldloc local_0xa
 ldloc local_0xc
 bge Branch_0x38

 ldc.i4.4
 br Branch_0x39

 Branch_0x38:

 ldarg Arg_0x6
 Branch_0x39:

 ldarg Arg_0xa
 ldc.r4 float32(0x2fc9453b)
 ble Branch_0x3a

 ldc.i4 0x4be41236
 br Branch_0x3b

 Branch_0x3a:

 ldc.i4.7
 Branch_0x3b:

 blt.un Branch_0x36

 ldarg Arg_0xa
 br Branch_0x37

 Branch_0x36:

 ldarg Arg_0x3
 conv.i4
 brtrue Branch_0x3c

 ldc.r4 float32(0xd0b6a00)
 br Branch_0x3d

 Branch_0x3c:

 ldarg Arg_0xa
 Branch_0x3d:

 Branch_0x37:

 Branch_0x1f:

 br Branch_0x1

 Branch_0x0:

 ldc.r4 float32(0x7bb6516b)

 conv.r4
 Branch_0x1:
pop
ldc.r4 44.0
ret
}
.method static int32 Main() {
.entrypoint
.maxstack	20
ldc.i4 0x20c94c5a 
ldc.i4 0x718f53c9 
ldc.i4 0x524a5cdb 
ldc.i8 0x763b615bd267c7a 
ldc.i4 0x1e5f5691 
ldc.i8 0x4153643639d67b77 
ldc.i4 0x48222f32 
ldc.i4 0x186f3f1f 
ldc.i4 0x6f0c696 
ldc.i8 0x1ab9189f3a247957 
ldc.r4 float32(0x26e07b3e) 
ldc.i4 0x1b1b7754 
ldc.i8 0x67c249375b3e2d2 
ldc.i4 0x527a282c 

call float32 ILGEN_0xc53351bb::Method_0x6cf4(int16 Arg_0x0, int8 Arg_0x1, unsigned int32 Arg_0x2, unsigned int64 Arg_0x3, int32 Arg_0x4, int64 Arg_0x5, int16 Arg_0x6, int16 Arg_0x7, unsigned int8 Arg_0x8, int64 Arg_0x9, float32 Arg_0xa, unsigned int8 Arg_0xb, unsigned int64 Arg_0xc, unsigned int8 Arg_0xd)
conv.i4
ldc.i4 44
sub
ldc.i4 100
add
 ret
}

}