summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)AuthorFilesLines
2017-11-02Merge branch 'master' into master-mergeMichal Strehovský599-27401/+17029
2017-11-02Switch to /utf-8 for MSVC (#14822)刘雨培1-1/+1
2017-11-02Move Dictionary to shared CoreLib partition (#14795)Jan Kotas7-199/+183
2017-11-02Merge pull request #14791 from sdmaclea/PR-ARM64-impSIMDSelectCarol Eidt1-1/+7
2017-11-01Merge pull request #14808 from sdmaclea/PR-ARM64-genSIMDIntrinsicDotProductBruce Forstall1-2/+9
2017-11-01[Local GC] Fix (another) ScanContext layout issue when building without FEATU...Sean Gillespie1-2/+0
2017-11-01JIT: fix overly aggressive box-unbox.any assert (#14799)Andy Ayers1-5/+1
2017-11-01JIT: convert fixed-sized locallocs to locals, enable inlining (#14623)Andy Ayers9-23/+130
2017-11-01[Arm64] Fix genSIMDIntrinsicDotProductSteve MacLean1-2/+9
2017-11-01Merge pull request #14792 from sdmaclea/PR-SIMD-negative-get_ItemBruce Forstall1-1/+1
2017-11-01Merge pull request #14788 from sdmaclea/PR-ARM64-9b-INSTRBruce Forstall1-10/+10
2017-11-01Merge pull request #14781 from fiigii/x86regBruce Forstall3-4/+23
2017-11-01[RyuJit/ARMARCH] lower arg with list of float fields. (#14753)Sergey Andreenko2-33/+127
2017-11-01Merge pull request #14761 from hseok-oh/ryujit/fix_13746Carol Eidt1-10/+10
2017-11-01Fix (#14778)Sergey Andreenko1-0/+1
2017-11-01Merge pull request #14779 from fiigii/fixcloneBruce Forstall1-0/+23
2017-11-01Merge pull request #14629 from sdmaclea/PR-ARM64-SIMD-CODEGENBruce Forstall2-0/+978
2017-11-01Merge pull request #14616 from sdmaclea/PR-ARM64-SIMDINTRINSICLISTBruce Forstall1-6/+20
2017-11-01[Arm64] Fix impSIMDSelectSteve MacLean1-1/+7
2017-11-01SIMD Handle negative indicies in get_ItemSteve MacLean1-1/+1
2017-11-01[Arm64] Revise insEncodeDatasizeLSSteve MacLean1-4/+2
2017-11-01[Arm64] Instruction requires 9 bits nowSteve MacLean1-10/+10
2017-10-31Limit byte register candidates for CRC32Fei Peng3-4/+23
2017-10-31Merge pull request #14767 from CarolEidt/Fix14373Carol Eidt2-117/+53
2017-11-01Fix slot size for transformed longHyeongseok Oh1-9/+9
2017-10-31fix #14773Fei Peng1-0/+23
2017-10-31PR feedback & fix an error in `isRegInUse`Carol Eidt1-6/+7
2017-10-31Merge pull request #14705 from hseok-oh/ryujit/fix_14666Bruce Forstall1-1/+1
2017-10-31[Arm64] Add SIMD codegenSteve MacLean2-0/+978
2017-10-31Clean up YieldProcessorNormalized (#14739)Koundinya Veluri8-183/+214
2017-10-31Make NonRandomizedStringEqualityComparer serialize into GenericEqualityCompar...Viktor Hofer2-29/+34
2017-10-31Fix checking for reg in useCarol Eidt2-117/+52
2017-10-31Merge pull request #14614 from hqueue/arm/ryujit/issue_14374_pr2Carol Eidt2-15/+122
2017-10-31Change leading bracked to char as wellJan Kotas1-8/+8
2017-10-31Merge pull request #14759 from stephentoub/gettaskforresult_inliningStephen Toub3-5/+15
2017-10-31Move System.Tuple to shared CoreLib partition (#14762)Jan Kotas3-18/+17
2017-10-31[RyuJIT/ARM32] Fix double type PutArgStk check bug on LSRA initHyeongseok Oh1-2/+2
2017-10-31[RyuJIT/ARM32] Fix resolving TYP_DOUBLE and TYP_FLOAT intervalsHyung-Kyu Choi2-15/+122
2017-10-30Don't inline GetTaskForResult when await'ing ValueTaskStephen Toub3-5/+15
2017-10-30Add wrapper support for getUnboxedEntry (#14752)Andy Ayers2-0/+12
2017-10-30Merge pull request #14730 from fiigii/SSE4Bruce Forstall6-23/+24
2017-10-30[Local GC] Fix an issue where the size of ScanContext differs between EE and ...Sean Gillespie1-0/+6
2017-10-30Fix build warning (#14751)Jan Kotas1-25/+25
2017-10-30Merge pull request #14683 from weshaggard/MergeDevRelease200Wes Haggard1-0/+8
2017-10-30Update code in AwaitUnsafeOnCompleted to use interface matchingAndy Ayers4-52/+39
2017-10-30JIT: optimize calls on boxed objectsAndy Ayers16-61/+344
2017-10-30Merge pull request #14677 from CarolEidt/Fix14626Carol Eidt2-2/+2
2017-10-30Use restore with no --source for optdata proj feedWes Haggard1-0/+8
2017-10-30[Arm64] Implement simdintrinsiclist.hSteve MacLean1-6/+20
2017-10-30Rename and simplify SSE3_4 to SSE4Fei Peng6-23/+24
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-01 09:18:30 +0000