index
:
platform/upstream/coreclr
accepted/tizen_4.0_base
accepted/tizen_4.0_unified
accepted/tizen_5.0_base
accepted/tizen_5.5_unified
accepted/tizen_5.5_unified_mobile_hotfix
accepted/tizen_5.5_unified_wearable_hotfix
accepted/tizen_6.0_unified
accepted/tizen_6.0_unified_hotfix
accepted/tizen_6.5_unified
accepted/tizen_base
accepted/tizen_common
accepted/tizen_ivi
accepted/tizen_mobile
accepted/tizen_tv
accepted/tizen_unified
asoldatov
backup/release/2.0.0_tizen/20170828
backup/release/2.0.0_tizen/20170906
backup/tizen_5.5/20190304
backup/tizen_base_2.0.0
backup/tizen_base_2.1.1-upd2
master
origin/backup/release/2.0.0_tizen_4.0/20170908
sandbox/adrob/asan
sandbox/adrob/asan.old
sandbox/akazmin/asan_annotate_buff
sandbox/ches01/asan
sandbox/ches01/asan_ARM
sandbox/ches01/asan_ARM_v2
sandbox/ches01/asan_amd64
sandbox/ches01/asan_amd64_intel_syntax
sandbox/ches01/asan_amd64_v2
sandbox/ches01/integrate-libasansi
sandbox/ches01/integrate-libasansi_debug
sandbox/ches01/integrate-libasansi_debug_v2
sandbox/denis13/gcc6x
sandbox/dkson95/clang
sandbox/dkson95/gcc_6_2_1
sandbox/dkson95/hardfp
sandbox/dkson95/hardfp_rebase
sandbox/dkson95/integrate-libasansi
sandbox/dkson95/tizen
sandbox/giuliana/fix_llvm_path
sandbox/giuliana/gcc_6_2_1
sandbox/giuliana/x86_baselibs
sandbox/jaehun77/hardfp
sandbox/mkashkarov/debug_build
sandbox/mkashkarov/test
sandbox/mkashkarov/tizen_6.0_build
sandbox/nmerinov/llvm
sandbox/vbarinov/clean-clang
sandbox/wangbiao/rpm_upgrade
tc
tizen
tizen_4.0
tizen_4.0_base
tizen_4.0_tv
tizen_5.0_base
tizen_5.5
tizen_5.5_mobile_hotfix
tizen_5.5_tv
tizen_5.5_wearable_hotfix
tizen_6.0
tizen_6.0_hotfix
tizen_6.5
tizen_base
Domain: Dotnet / Core; Licenses: MIT;
Alexander Soldatov <soldatov.a@samsung.com>, Dmitri Botcharnikov <dmitry.b@samsung.com>, Igor Kulaychuk <i.kulaychuk@samsung.com>
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
jit
/
simd.cpp
Age
Commit message (
Expand
)
Author
Files
Lines
2019-01-04
JIT: encapsulate general checks for optimization
Andy Ayers
1
-1
/
+1
2019-01-03
Disable the [Intrinsic] check for desktop SIMD
Carol Eidt
1
-3
/
+10
2018-12-21
Ensure that the S.N.Vector methods are marked as [Intrinsic] and that the att...
Tanner Gooding
1
-1
/
+16
2018-11-26
Fixing a few small issues with the SIMD vs SIMD HWIntrinsics (#21097)
Tanner Gooding
1
-6
/
+13
2018-11-22
Typos (#21171)
John Doe
1
-7
/
+7
2018-07-03
Merge pull request #18504 from mikedn/comp-small
Bruce Forstall
1
-123
/
+143
2018-07-02
Updating SSE_StaticCast and AVX_StaticCast to set the correct type on the ret...
Tanner Gooding
1
-3
/
+11
2018-06-30
Move SIMD/Intrinsic handles out of Compiler
Mike Danes
1
-123
/
+143
2018-06-25
Cross-bitness in instance fields placement and CORINFO structs (#18366)
Egor Chesakov
1
-5
/
+5
2018-05-22
Remove JIT LEGACY_BACKEND code (#18064)
Bruce Forstall
1
-4
/
+0
2018-03-26
Merge pull request #15301 from mikedn/cast-un
Carol Eidt
1
-1
/
+1
2018-02-27
Fix StaticCast with NotSupportedException
Fei Peng
1
-1
/
+5
2018-02-12
Fix inconsistent handling of zero extending casts
Mike Danes
1
-1
/
+1
2018-01-31
Delete GenTreePtr. (#16027)
Sergey Andreenko
1
-94
/
+94
2018-01-26
[Arm64] Initial HWIntrinsic implementation
Steve MacLean
1
-33
/
+0
2018-01-25
Merge pull request #16005 from CarolEidt/Fix15848
Carol Eidt
1
-3
/
+1
2018-01-24
Disable the ConvertToUInt intrinsics by removing them from simdintrinsiclist.h
Carol Eidt
1
-8
/
+0
2018-01-24
Disable FP to Unsigned Vector Conversions
Carol Eidt
1
-3
/
+9
2018-01-19
Fix desktop build
Bruce Forstall
1
-1
/
+1
2018-01-04
[Arm64] Add Vector64 HW Intrinsic support
Steve MacLean
1
-0
/
+119
2018-01-03
[Arm64] getBaseTypeAndSizeOfSIMDType
Steve MacLean
1
-25
/
+37
2017-12-13
get rid of TYP_CHAR
Fei Peng
1
-12
/
+12
2017-12-12
Enable Vector128/256<T> and Add intrinsics
Fei Peng
1
-197
/
+454
2017-12-12
Use macro _countof instead of explicit sizeof(arr) / sizeof(arr[0]) or sizeof...
Egor Chesakov
1
-1
/
+1
2017-12-06
new intrinsic type support (#15340)
Fei Peng
1
-0
/
+8
2017-11-14
Change VEX-encoding selection to avoid AVX-SSE transition penalties
Fei Peng
1
-23
/
+0
2017-11-02
Merge pull request #14791 from sdmaclea/PR-ARM64-impSIMDSelect
Carol Eidt
1
-1
/
+7
2017-11-01
[Arm64] Fix impSIMDSelect
Steve MacLean
1
-1
/
+7
2017-11-01
SIMD Handle negative indicies in get_Item
Steve MacLean
1
-1
/
+1
2017-10-30
Rename and simplify SSE3_4 to SSE4
Fei Peng
1
-2
/
+2
2017-10-25
Decoupling SIMD levels from instruction sets
Fei Peng
1
-9
/
+8
2017-10-23
[Arm64] SIMD simple defines (#14628)
Steve MacLean
1
-0
/
+2
2017-10-21
Merge pull request #14632 from sdmaclea/PR-ARM64-SIMD-SIMD.CPP
Bruce Forstall
1
-18
/
+70
2017-10-20
Allow GT_CALL as BYREF operand for SIMD intrinsics
Bruce Forstall
1
-2
/
+2
2017-10-20
[Arm64] SIMD simd.cpp
Steve MacLean
1
-18
/
+70
2017-09-13
Allow a RET_EXPR as a BYREF operand for SIMD intrinsics.
Carol Eidt
1
-1
/
+2
2017-08-31
Enable checking of GTF_EXCEPT and GTF_ASG flags. (#13668)
Eugene Rozenfeld
1
-8
/
+6
2017-05-10
add jit intrinsic support for vector conversion/narrow/widen on AMD64 and x86...
helloguo
1
-0
/
+59
2017-02-13
Directly support Min/Max intrinsic for Vector<T> on SSE3_4 and above targets
Fei Peng
1
-5
/
+10
2017-02-05
Enable SIMD for RyuJIT/x86
Bruce Forstall
1
-10
/
+0
2017-01-19
Merge pull request #8402 from CarolEidt/Fix7508
Carol Eidt
1
-0
/
+1
2017-01-19
Enable promotion of SIMD fields of structs
Carol Eidt
1
-0
/
+1
2017-01-07
Change fields order in GenTreeBoundsChk.
Sergey Andreenko
1
-4
/
+4
2017-01-04
Accelerate Abs intrinsic even in cases where there is no direct instruction s...
sivarv
1
-105
/
+155
2016-12-21
Use Pabsd/pabsw/pabsb instructions for Abs SIMD intrinsic on SSE4 and above t...
sivarv
1
-5
/
+27
2016-12-07
Use only lower floats for Vector3 dot and equality
Carol Eidt
1
-5
/
+17
2016-12-02
RyuJIT/x86: Implement TYP_SIMD12 support
Bruce Forstall
1
-11
/
+13
2016-11-28
Enable using SSE3_4 instruction set for SIMD codegen.
sivarv
1
-2
/
+3
2016-11-03
Jit: fix regression in non-AVX SIMD codegen (#7989)
Andy Ayers
1
-2
/
+2
2016-10-31
Add GTF_ICON_SIMD_COUNT flag
Joseph Tremoulet
1
-0
/
+2
[next]