summaryrefslogtreecommitdiff
path: root/src/jit/lsra.cpp
AgeCommit message (Expand)AuthorFilesLines
2017-10-20Merge pull request #14620 from CarolEidt/RegSelectFixCarol Eidt1-5/+10
2017-10-20Fix Register selection refactor bugsCarol Eidt1-5/+10
2017-10-20Merge pull request #14606 from CarolEidt/Fix14591Carol Eidt1-1/+5
2017-10-19LSRA Arm64 consistent reg setsCarol Eidt1-1/+5
2017-10-19fix clang format complaintBrian Sullivan1-2/+2
2017-10-19Fix warning: potentially uninitialized local variable 'recentAssignedRef' usedBrian Sullivan1-1/+1
2017-10-19Remove references to IAllocator that are now uselessMike Danes1-1/+1
2017-10-18Merge pull request #14534 from CarolEidt/RegSelectCleanupCarol Eidt1-211/+266
2017-10-18Merge pull request #14573 from CarolEidt/Fix13751Carol Eidt1-27/+58
2017-10-18Fix multiple issues in LSRA for TYP_DOUBLE:Carol Eidt1-27/+58
2017-10-16Merge pull request #14350 from CarolEidt/LsraInfoCleanupCarol Eidt1-3/+1
2017-10-16Refactor register selection heuristicsCarol Eidt1-211/+266
2017-10-13Fix handling of SIMD12Carol Eidt1-2/+0
2017-10-11Cleanup of Lowering & LsraInfoCarol Eidt1-1/+1
2017-10-06Fix RyuJIT/arm32 assertsBruce Forstall1-13/+6
2017-10-05[RyuJIT/armel] Fix regressionHanjoung Lee1-0/+6
2017-10-03Merge pull request #14027 from mikedn/simd-eq-optCarol Eidt1-1/+1
2017-10-02Merge pull request #14220 from wateret/ryu-arm-bitcast-cleanupBruce Forstall1-9/+6
2017-10-02Simplify SIMD EQ/NE optimizationMike Danes1-1/+1
2017-09-28Fixed differenece between produced code in CHK and REL modesRoman Artemev1-1/+1
2017-09-27Merge pull request #14192 from sdmaclea/PR-ARM64-JCMPBrian Sullivan1-1/+30
2017-09-28[RyuJIT/arm32] Code cleanupHanjoung Lee1-9/+6
2017-09-27[Arm64] Fix JCMP lsra bindingSteve MacLean1-1/+15
2017-09-26Fix for a special CoreRT helper CORINFO_HELP_JIT_PINVOKE_BEGIN (#14147)Sergey Andreenko1-1/+30
2017-09-26[Arm64] Fix GT_JCMP lsraSteve MacLean1-0/+15
2017-09-26[Arm64] Add GT_JCMP nodeSteve MacLean1-1/+1
2017-09-26Merge pull request #14171 from wateret/ryu-arm-putarg-bitcastCarol Eidt1-14/+6
2017-09-26[RyuJIT/armarch] Put arguments with GT_BITCASTHanjoung Lee1-14/+6
2017-09-25Merge pull request #14080 from hqueue/arm/ryujit/issue_13750Carol Eidt1-0/+15
2017-09-25[RyuJIT/ARM32] Fix assertion condition in LSRA for ARM32Hyung-Kyu Choi1-0/+15
2017-09-18Sane spill weightsCarol Eidt1-6/+20
2017-09-12Merge pull request #13715 from CarolEidt/LsraInfoInLsraCarol Eidt1-7/+55
2017-09-06Fix VSO 487701 and 487702.Pat Gavlin1-5/+5
2017-09-01Add an assert to getRegisterRecord() that regNum is legalBruce Forstall1-0/+1
2017-08-31[RyuJIT/ARM32] Correct handling of double registers in registerIsAvailable()Alexander Soldatov1-2/+1
2017-08-31[RyuJIT/armel] Fix MultiRegOp definitionHanjoung Lee1-1/+1
2017-08-30Do TreeNodeInfoInit in buildIntervalsCarol Eidt1-7/+55
2017-08-27Merge pull request #13597 from CarolEidt/InfoLinearScanCarol Eidt1-4/+76
2017-08-25Move TreeNodeInfoInit to LinearScanCarol Eidt1-4/+76
2017-08-25Arm Containment CleanupCarol Eidt1-0/+9
2017-08-21Change the position of unassignPhysReg()sjsujinkim1-1/+1
2017-08-18Remove unnecessary genIsValidDoubleReg() assertionsjsujinkim1-13/+7
2017-08-17Merge pull request #13198 from CarolEidt/LowerContainCarol Eidt1-1/+5
2017-08-16Move Containment Analysis to LoweringCarol Eidt1-1/+5
2017-08-16Fix formattingsjsujinkim1-1/+1
2017-08-16Fix genIsValidDoubleReg not foundsjsujinkim1-1/+3
2017-08-16[RyuJIT/ARM32] Add additional unassignToInterval if the currentInterval is TY...sjsujinkim1-14/+129
2017-08-14Merge pull request #13364 from hqueue/arm/ryujit/issue_13363_regression_of_13190Bruce Forstall1-0/+5
2017-08-14[RyuJIT/ARM32] Fix regressionHyung-Kyu Choi1-0/+5
2017-08-11Merge pull request #13332 from wateret/fix-ryuarm-hfaBruce Forstall1-12/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-28 08:01:02 +0000