index
:
platform/upstream/coreclr
accepted/tizen_4.0_base
accepted/tizen_4.0_unified
accepted/tizen_5.0_base
accepted/tizen_5.5_unified
accepted/tizen_5.5_unified_mobile_hotfix
accepted/tizen_5.5_unified_wearable_hotfix
accepted/tizen_6.0_unified
accepted/tizen_6.0_unified_hotfix
accepted/tizen_6.5_unified
accepted/tizen_base
accepted/tizen_common
accepted/tizen_ivi
accepted/tizen_mobile
accepted/tizen_tv
accepted/tizen_unified
asoldatov
backup/release/2.0.0_tizen/20170828
backup/release/2.0.0_tizen/20170906
backup/tizen_5.5/20190304
backup/tizen_base_2.0.0
backup/tizen_base_2.1.1-upd2
master
origin/backup/release/2.0.0_tizen_4.0/20170908
sandbox/adrob/asan
sandbox/adrob/asan.old
sandbox/akazmin/asan_annotate_buff
sandbox/ches01/asan
sandbox/ches01/asan_ARM
sandbox/ches01/asan_ARM_v2
sandbox/ches01/asan_amd64
sandbox/ches01/asan_amd64_intel_syntax
sandbox/ches01/asan_amd64_v2
sandbox/ches01/integrate-libasansi
sandbox/ches01/integrate-libasansi_debug
sandbox/ches01/integrate-libasansi_debug_v2
sandbox/denis13/gcc6x
sandbox/dkson95/clang
sandbox/dkson95/gcc_6_2_1
sandbox/dkson95/hardfp
sandbox/dkson95/hardfp_rebase
sandbox/dkson95/integrate-libasansi
sandbox/dkson95/tizen
sandbox/giuliana/fix_llvm_path
sandbox/giuliana/gcc_6_2_1
sandbox/giuliana/x86_baselibs
sandbox/jaehun77/hardfp
sandbox/mkashkarov/debug_build
sandbox/mkashkarov/test
sandbox/mkashkarov/tizen_6.0_build
sandbox/nmerinov/llvm
sandbox/vbarinov/clean-clang
sandbox/wangbiao/rpm_upgrade
tc
tizen
tizen_4.0
tizen_4.0_base
tizen_4.0_tv
tizen_5.0_base
tizen_5.5
tizen_5.5_mobile_hotfix
tizen_5.5_tv
tizen_5.5_wearable_hotfix
tizen_6.0
tizen_6.0_hotfix
tizen_6.5
tizen_base
Domain: Dotnet / Core; Licenses: MIT;
Alexander Soldatov <soldatov.a@samsung.com>, Dmitri Botcharnikov <dmitry.b@samsung.com>, Igor Kulaychuk <i.kulaychuk@samsung.com>
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
jit
/
lsra.cpp
Age
Commit message (
Expand
)
Author
Files
Lines
2017-08-11
[RyuJIT/armel] Fix PutArgReg BuildRefPositions
Hanjoung Lee
1
-12
/
+2
2017-08-10
Merge pull request #13307 from wateret/cleanup-armel-lsracond
Bruce Forstall
1
-1
/
+1
2017-08-10
[RyuJIT/armel] Cleanup with OperIsMultiRegOp()
Hanjoung Lee
1
-1
/
+1
2017-08-08
[ARM32/RyuJIT] Set the source candidates for PutArgSplit nodes
Jiyoung Yun
1
-0
/
+14
2017-08-08
[ARM32/RyuJIT] Use regtype instead of node's type in PUTARG_SPLIT case
Jiyoung Yun
1
-5
/
+6
2017-08-07
[RyuJIT/armel] Fix ifdef condition and Formatting Error
Hanjoung Lee
1
-3
/
+3
2017-08-07
[RyuJIT/armel] arg regs are always TYP_INT
Hanjoung Lee
1
-7
/
+9
2017-08-07
[RyuJIT/armel] Allocate one more temp for call address
Hanjoung Lee
1
-0
/
+7
2017-08-07
[RyuJIT/armel] Each reg gets own SpillFlag for MultiRegOp
Hanjoung Lee
1
-1
/
+6
2017-08-07
[RyuJIT/armel] Make RefPosition arg regs fixed
Hanjoung Lee
1
-0
/
+9
2017-08-03
Apply review feedback
Hyung-Kyu Choi
1
-1
/
+9
2017-08-02
[RyuJIT/ARM32] Update allocateBusyReg() with a helper for ARM32
Hyung-Kyu Choi
1
-22
/
+46
2017-08-02
[RyuJIT/ARM32] Unassign a double register properly in allocateBusyReg()
Hyung-Kyu Choi
1
-47
/
+50
2017-08-02
[RyuJIT/ARM32] Update allocateBusy() to test spill candiates with new helpers
Hyung-Kyu Choi
1
-116
/
+48
2017-08-02
[RyuJIT/ARM32] Helpers to check and test assigned intervals for a register
Hyung-Kyu Choi
1
-81
/
+74
2017-08-02
Apply review feedback
Hyung-Kyu Choi
1
-2
/
+3
2017-08-01
[Ryujit/ARM32] Update allocateBusyReg() in LSRA for ARM32
Hyung-Kyu Choi
1
-17
/
+350
2017-07-18
Add helpers to set, clear, and check IsUnusedValue.
Pat Gavlin
1
-2
/
+1
2017-07-17
Merge pull request #12857 from CarolEidt/DumpFixes
Carol Eidt
1
-138
/
+46
2017-07-18
[RyuJIT/ARM32] Unassign registers properly at BB entry
Hyung-Kyu Choi
1
-8
/
+24
2017-07-17
Get rid of duplicate dump of def RefPositions
Carol Eidt
1
-1
/
+0
2017-07-17
LSRA & dump cleanup
Carol Eidt
1
-137
/
+46
2017-07-15
Minor cleanups in reg candidate lclVar node processing. (#12828)
Pat Gavlin
1
-43
/
+40
2017-07-14
Merge pull request #12814 from pgavlin/BuildUses
Pat Gavlin
1
-21
/
+11
2017-07-14
Format code.
Pat Gavlin
1
-1
/
+1
2017-07-14
[RyuJIT/ARM32] Kill the R4 register on exit if the call is the stub (#12662)
Sujin Kim
1
-0
/
+13
2017-07-13
Clean up the code that builds uses a bit in LSRA.
Pat Gavlin
1
-21
/
+11
2017-07-12
Merge pull request #12769 from pgavlin/SimplifyContainCheck
Pat Gavlin
1
-2
/
+4
2017-07-12
Format code.
Pat Gavlin
1
-3
/
+3
2017-07-12
Simplify the `isContainedNode` check in LSRA.
Pat Gavlin
1
-2
/
+4
2017-07-12
Remove `fixedCandidateMask` and its uses.
Pat Gavlin
1
-22
/
+0
2017-07-12
Implement a new approach for SIMD8/LONG interactions. (#12590)
Pat Gavlin
1
-81
/
+36
2017-07-11
Delete bitset iterators defines (#12642)
Sergey Andreenko
1
-42
/
+62
2017-07-07
[RyuJIT/ARM32] Apply review feedback
Hyung-Kyu Choi
1
-11
/
+4
2017-07-04
[RyuJIT/ARM32] Unassign double register properly
Hyung-Kyu Choi
1
-0
/
+14
2017-06-30
Remove unnecessary update of RegRecord in LSRA (#12474)
Hyung-Kyu Choi
1
-1
/
+3
2017-06-30
Merge pull request #12559 from rartemev/fix_build_break
Bruce Forstall
1
-1
/
+1
2017-06-29
Merge pull request #12540 from pgavlin/OperandVisitor
Pat Gavlin
1
-149
/
+136
2017-06-29
Format code.
Pat Gavlin
1
-3
/
+5
2017-06-29
Fix build failure in internal builds
Roman Artemev
1
-1
/
+1
2017-06-29
Change LSRA to use the operand visitor.
Pat Gavlin
1
-23
/
+24
2017-06-29
Refactor LSRA's operand use builder.
Pat Gavlin
1
-136
/
+120
2017-06-29
[RyuJIT/armel] Support `double` argument passing
Hanjoung Lee
1
-4
/
+21
2017-06-28
[RyuJIT/ARM32] Enable passing large split struct argument (#12050)
Hyeongseok Oh
1
-0
/
+21
2017-06-27
Merge pull request #12473 from hqueue/arm/ryujit/lsra_use_helper
Carol Eidt
1
-59
/
+45
2017-06-27
[RyuJIT/ARM32] Update LSRA with new helper
Hyung-Kyu Choi
1
-32
/
+43
2017-06-27
[RyuJIT/ARM32] Use helper for LSRA
Hyung-Kyu Choi
1
-27
/
+2
2017-06-26
Merge pull request #12423 from CarolEidt/ContainDoNotEnreg
Carol Eidt
1
-0
/
+8
2017-06-24
Format code.
Pat Gavlin
1
-1
/
+2
2017-06-24
Maintain `LIR::IsUnusedValue` in the backend.
Pat Gavlin
1
-1
/
+1
[prev]
[next]