index
:
platform/upstream/coreclr
accepted/tizen_4.0_base
accepted/tizen_4.0_unified
accepted/tizen_5.0_base
accepted/tizen_5.5_unified
accepted/tizen_5.5_unified_mobile_hotfix
accepted/tizen_5.5_unified_wearable_hotfix
accepted/tizen_6.0_unified
accepted/tizen_6.0_unified_hotfix
accepted/tizen_6.5_unified
accepted/tizen_base
accepted/tizen_common
accepted/tizen_ivi
accepted/tizen_mobile
accepted/tizen_tv
accepted/tizen_unified
asoldatov
backup/release/2.0.0_tizen/20170828
backup/release/2.0.0_tizen/20170906
backup/tizen_5.5/20190304
backup/tizen_base_2.0.0
backup/tizen_base_2.1.1-upd2
master
origin/backup/release/2.0.0_tizen_4.0/20170908
sandbox/adrob/asan
sandbox/adrob/asan.old
sandbox/akazmin/asan_annotate_buff
sandbox/ches01/asan
sandbox/ches01/asan_ARM
sandbox/ches01/asan_ARM_v2
sandbox/ches01/asan_amd64
sandbox/ches01/asan_amd64_intel_syntax
sandbox/ches01/asan_amd64_v2
sandbox/ches01/integrate-libasansi
sandbox/ches01/integrate-libasansi_debug
sandbox/ches01/integrate-libasansi_debug_v2
sandbox/denis13/gcc6x
sandbox/dkson95/clang
sandbox/dkson95/gcc_6_2_1
sandbox/dkson95/hardfp
sandbox/dkson95/hardfp_rebase
sandbox/dkson95/integrate-libasansi
sandbox/dkson95/tizen
sandbox/giuliana/fix_llvm_path
sandbox/giuliana/gcc_6_2_1
sandbox/giuliana/x86_baselibs
sandbox/jaehun77/hardfp
sandbox/mkashkarov/debug_build
sandbox/mkashkarov/test
sandbox/mkashkarov/tizen_6.0_build
sandbox/nmerinov/llvm
sandbox/vbarinov/clean-clang
sandbox/wangbiao/rpm_upgrade
tc
tizen
tizen_4.0
tizen_4.0_base
tizen_4.0_tv
tizen_5.0_base
tizen_5.5
tizen_5.5_mobile_hotfix
tizen_5.5_tv
tizen_5.5_wearable_hotfix
tizen_6.0
tizen_6.0_hotfix
tizen_6.5
tizen_base
Domain: Dotnet / Core; Licenses: MIT;
Alexander Soldatov <soldatov.a@samsung.com>, Dmitri Botcharnikov <dmitry.b@samsung.com>, Igor Kulaychuk <i.kulaychuk@samsung.com>
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
jit
/
lsra.cpp
Age
Commit message (
Expand
)
Author
Files
Lines
2017-10-06
Fix RyuJIT/arm32 asserts
Bruce Forstall
1
-13
/
+6
2017-10-05
[RyuJIT/armel] Fix regression
Hanjoung Lee
1
-0
/
+6
2017-10-03
Merge pull request #14027 from mikedn/simd-eq-opt
Carol Eidt
1
-1
/
+1
2017-10-02
Merge pull request #14220 from wateret/ryu-arm-bitcast-cleanup
Bruce Forstall
1
-9
/
+6
2017-10-02
Simplify SIMD EQ/NE optimization
Mike Danes
1
-1
/
+1
2017-09-28
Fixed differenece between produced code in CHK and REL modes
Roman Artemev
1
-1
/
+1
2017-09-27
Merge pull request #14192 from sdmaclea/PR-ARM64-JCMP
Brian Sullivan
1
-1
/
+30
2017-09-28
[RyuJIT/arm32] Code cleanup
Hanjoung Lee
1
-9
/
+6
2017-09-27
[Arm64] Fix JCMP lsra binding
Steve MacLean
1
-1
/
+15
2017-09-26
Fix for a special CoreRT helper CORINFO_HELP_JIT_PINVOKE_BEGIN (#14147)
Sergey Andreenko
1
-1
/
+30
2017-09-26
[Arm64] Fix GT_JCMP lsra
Steve MacLean
1
-0
/
+15
2017-09-26
[Arm64] Add GT_JCMP node
Steve MacLean
1
-1
/
+1
2017-09-26
Merge pull request #14171 from wateret/ryu-arm-putarg-bitcast
Carol Eidt
1
-14
/
+6
2017-09-26
[RyuJIT/armarch] Put arguments with GT_BITCAST
Hanjoung Lee
1
-14
/
+6
2017-09-25
Merge pull request #14080 from hqueue/arm/ryujit/issue_13750
Carol Eidt
1
-0
/
+15
2017-09-25
[RyuJIT/ARM32] Fix assertion condition in LSRA for ARM32
Hyung-Kyu Choi
1
-0
/
+15
2017-09-18
Sane spill weights
Carol Eidt
1
-6
/
+20
2017-09-12
Merge pull request #13715 from CarolEidt/LsraInfoInLsra
Carol Eidt
1
-7
/
+55
2017-09-06
Fix VSO 487701 and 487702.
Pat Gavlin
1
-5
/
+5
2017-09-01
Add an assert to getRegisterRecord() that regNum is legal
Bruce Forstall
1
-0
/
+1
2017-08-31
[RyuJIT/ARM32] Correct handling of double registers in registerIsAvailable()
Alexander Soldatov
1
-2
/
+1
2017-08-31
[RyuJIT/armel] Fix MultiRegOp definition
Hanjoung Lee
1
-1
/
+1
2017-08-30
Do TreeNodeInfoInit in buildIntervals
Carol Eidt
1
-7
/
+55
2017-08-27
Merge pull request #13597 from CarolEidt/InfoLinearScan
Carol Eidt
1
-4
/
+76
2017-08-25
Move TreeNodeInfoInit to LinearScan
Carol Eidt
1
-4
/
+76
2017-08-25
Arm Containment Cleanup
Carol Eidt
1
-0
/
+9
2017-08-21
Change the position of unassignPhysReg()
sjsujinkim
1
-1
/
+1
2017-08-18
Remove unnecessary genIsValidDoubleReg() assertion
sjsujinkim
1
-13
/
+7
2017-08-17
Merge pull request #13198 from CarolEidt/LowerContain
Carol Eidt
1
-1
/
+5
2017-08-16
Move Containment Analysis to Lowering
Carol Eidt
1
-1
/
+5
2017-08-16
Fix formatting
sjsujinkim
1
-1
/
+1
2017-08-16
Fix genIsValidDoubleReg not found
sjsujinkim
1
-1
/
+3
2017-08-16
[RyuJIT/ARM32] Add additional unassignToInterval if the currentInterval is TY...
sjsujinkim
1
-14
/
+129
2017-08-14
Merge pull request #13364 from hqueue/arm/ryujit/issue_13363_regression_of_13190
Bruce Forstall
1
-0
/
+5
2017-08-14
[RyuJIT/ARM32] Fix regression
Hyung-Kyu Choi
1
-0
/
+5
2017-08-11
Merge pull request #13332 from wateret/fix-ryuarm-hfa
Bruce Forstall
1
-12
/
+2
2017-08-11
[RyuJIT/armel] Fix PutArgReg BuildRefPositions
Hanjoung Lee
1
-12
/
+2
2017-08-10
Merge pull request #13307 from wateret/cleanup-armel-lsracond
Bruce Forstall
1
-1
/
+1
2017-08-10
[RyuJIT/armel] Cleanup with OperIsMultiRegOp()
Hanjoung Lee
1
-1
/
+1
2017-08-08
[ARM32/RyuJIT] Set the source candidates for PutArgSplit nodes
Jiyoung Yun
1
-0
/
+14
2017-08-08
[ARM32/RyuJIT] Use regtype instead of node's type in PUTARG_SPLIT case
Jiyoung Yun
1
-5
/
+6
2017-08-07
[RyuJIT/armel] Fix ifdef condition and Formatting Error
Hanjoung Lee
1
-3
/
+3
2017-08-07
[RyuJIT/armel] arg regs are always TYP_INT
Hanjoung Lee
1
-7
/
+9
2017-08-07
[RyuJIT/armel] Allocate one more temp for call address
Hanjoung Lee
1
-0
/
+7
2017-08-07
[RyuJIT/armel] Each reg gets own SpillFlag for MultiRegOp
Hanjoung Lee
1
-1
/
+6
2017-08-07
[RyuJIT/armel] Make RefPosition arg regs fixed
Hanjoung Lee
1
-0
/
+9
2017-08-03
Apply review feedback
Hyung-Kyu Choi
1
-1
/
+9
2017-08-02
[RyuJIT/ARM32] Update allocateBusyReg() with a helper for ARM32
Hyung-Kyu Choi
1
-22
/
+46
2017-08-02
[RyuJIT/ARM32] Unassign a double register properly in allocateBusyReg()
Hyung-Kyu Choi
1
-47
/
+50
2017-08-02
[RyuJIT/ARM32] Update allocateBusy() to test spill candiates with new helpers
Hyung-Kyu Choi
1
-116
/
+48
[next]