index
:
platform/upstream/coreclr
accepted/tizen_4.0_base
accepted/tizen_4.0_unified
accepted/tizen_5.0_base
accepted/tizen_5.5_unified
accepted/tizen_5.5_unified_mobile_hotfix
accepted/tizen_5.5_unified_wearable_hotfix
accepted/tizen_6.0_unified
accepted/tizen_6.0_unified_hotfix
accepted/tizen_6.5_unified
accepted/tizen_base
accepted/tizen_common
accepted/tizen_ivi
accepted/tizen_mobile
accepted/tizen_tv
accepted/tizen_unified
asoldatov
backup/release/2.0.0_tizen/20170828
backup/release/2.0.0_tizen/20170906
backup/tizen_5.5/20190304
backup/tizen_base_2.0.0
backup/tizen_base_2.1.1-upd2
master
origin/backup/release/2.0.0_tizen_4.0/20170908
sandbox/adrob/asan
sandbox/adrob/asan.old
sandbox/akazmin/asan_annotate_buff
sandbox/ches01/asan
sandbox/ches01/asan_ARM
sandbox/ches01/asan_ARM_v2
sandbox/ches01/asan_amd64
sandbox/ches01/asan_amd64_intel_syntax
sandbox/ches01/asan_amd64_v2
sandbox/ches01/integrate-libasansi
sandbox/ches01/integrate-libasansi_debug
sandbox/ches01/integrate-libasansi_debug_v2
sandbox/denis13/gcc6x
sandbox/dkson95/clang
sandbox/dkson95/gcc_6_2_1
sandbox/dkson95/hardfp
sandbox/dkson95/hardfp_rebase
sandbox/dkson95/integrate-libasansi
sandbox/dkson95/tizen
sandbox/giuliana/fix_llvm_path
sandbox/giuliana/gcc_6_2_1
sandbox/giuliana/x86_baselibs
sandbox/jaehun77/hardfp
sandbox/mkashkarov/debug_build
sandbox/mkashkarov/test
sandbox/mkashkarov/tizen_6.0_build
sandbox/nmerinov/llvm
sandbox/vbarinov/clean-clang
sandbox/wangbiao/rpm_upgrade
tc
tizen
tizen_4.0
tizen_4.0_base
tizen_4.0_tv
tizen_5.0_base
tizen_5.5
tizen_5.5_mobile_hotfix
tizen_5.5_tv
tizen_5.5_wearable_hotfix
tizen_6.0
tizen_6.0_hotfix
tizen_6.5
tizen_base
Domain: Dotnet / Core; Licenses: MIT;
Alexander Soldatov <soldatov.a@samsung.com>, Dmitri Botcharnikov <dmitry.b@samsung.com>, Igor Kulaychuk <i.kulaychuk@samsung.com>
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
jit
/
codegencommon.cpp
Age
Commit message (
Expand
)
Author
Files
Lines
2016-09-09
Model the kill set for ASSIGN_BYREF on x86.
Pat Gavlin
1
-0
/
+2
2016-09-06
[ARM] Remove ARM_HAZARD_AVOIDANCE (#7019)
Hanjoung Lee
1
-11
/
+0
2016-09-02
Enabled FunctionEnter/FunctionLeave hooks on ARM (#6939)
Andrey Kvochko
1
-1
/
+1
2016-08-19
Implement the proposed design for RyuJIT's LIR. (#6689)
Pat Gavlin
1
-19
/
+11
2016-08-18
Preparatory changes for Blk Ops IR
Carol Eidt
1
-7
/
+3
2016-08-12
Reformat the JIT sources.
Pat Gavlin
1
-1995
/
+2092
2016-08-12
Massage the code a bit for jit-format w/ Clang 3.8.
Pat Gavlin
1
-3
/
+1
2016-08-12
Revert #6686.
Pat Gavlin
1
-2091
/
+1996
2016-08-11
Reformat jit sources with clang-tidy and format
Michelle McDaniel
1
-1996
/
+2091
2016-07-29
Massage code for clang-format
Michelle McDaniel
1
-109
/
+152
2016-07-26
Enable multireg returns on Arm64
Brian Sullivan
1
-39
/
+45
2016-07-23
RyuJIT/x86: implement tailcall via helper
Bruce Forstall
1
-4
/
+12
2016-07-20
Support for reg optional tree temps.
sivarv
1
-0
/
+23
2016-06-28
Address P/Invoke inlining code review feedback and cleanup
Bruce Forstall
1
-5
/
+1
2016-06-23
Enable RyuJIT/x86 PInvoke lowering
Bruce Forstall
1
-0
/
+7
2016-06-09
Code review cleanup items and moved some items into LEGACY_BACKEND ifdefs
Brian Sullivan
1
-8
/
+11
2016-06-08
Merge pull request #5361 from wateret/fix-hfa-armsoftfp
Brian Sullivan
1
-1
/
+1
2016-06-07
ARM64: ABI - Support for using register x8 as the return buffer argument for ...
Brian Sullivan
1
-61
/
+101
2016-06-02
[ARM/Linux] Undefine FEATURE_HFA if softfp
Hanjoung Lee
1
-1
/
+1
2016-06-01
Added additional fix for ARM32 in lvHfaSlots
Brian Sullivan
1
-2
/
+1
2016-06-01
Proposed fix for HFA args on ARM32
Brian Sullivan
1
-2
/
+11
2016-05-25
Enable HFA support for passing arguments on ARM64
Brian Sullivan
1
-96
/
+131
2016-05-19
Initialize unused upper bits of Vector3 arguments and return registers for
Sejong OH
1
-3
/
+24
2016-05-17
Encapsulate or replace references to CORINFO_PAGE_SIZE.
Pat Gavlin
1
-13
/
+15
2016-05-14
Remove unneeded INLINE_NDIRECT and INLINE_PINVOKE #ifdefs (#4977)
Bruce Forstall
1
-8
/
+2
2016-05-12
Use a JIT-specific stdout `FILE*`.
Pat Gavlin
1
-2
/
+2
2016-05-10
Move some LEGACY_BACKEND code from codegencommon.cpp to codegenlegacy.cpp
Bruce Forstall
1
-1038
/
+0
2016-05-06
ARM64: Enable Fast Tail Call
Kyungwoo Lee
1
-1
/
+89
2016-05-04
ARM64: Enable Tail Call with Vararg
Kyungwoo Lee
1
-1
/
+38
2016-05-02
ARM64: Enable Varargs with float argument.
Kyungwoo Lee
1
-0
/
+8
2016-04-28
Improve AMD64 PSPSym behavior
Bruce Forstall
1
-1
/
+1
2016-04-25
ARM64: Quick Fix
Kyungwoo Lee
1
-6
/
+6
2016-04-25
Merge pull request #4560 from kyulee1/fixvarargpinvoke
Kyungwoo Lee
1
-6
/
+11
2016-04-25
ARM64: Fix Vararg for PInvoke
Kyungwoo Lee
1
-6
/
+11
2016-04-22
Fix #3561: assert on RyuJIT x86 when generating shl by 1
Bruce Forstall
1
-0
/
+60
2016-04-22
ARM64: Fix Frame with VarArg
Kyungwoo Lee
1
-1
/
+4
2016-04-20
ARM64 Work Item 3817, 3524 - Struct16 decomposition
Brian Sullivan
1
-1
/
+26
2016-04-18
Stanardize on `DEBUGARG` in the JIT.
Pat Gavlin
1
-1
/
+1
2016-04-12
Merge pull request #4273 from sivarv/multireg2
Sivarv
1
-2
/
+2
2016-04-12
Refactoring changes to use ReturnTypeDesc in codegenxarch.
sivarv
1
-2
/
+2
2016-04-11
Merge pull request #4221 from BruceForstall/Cleanup1
Bruce Forstall
1
-2
/
+2
2016-04-11
Merge pull request #4239 from BruceForstall/Cleanup2
Bruce Forstall
1
-2
/
+2
2016-04-08
Revert "ARM64 Work Item 3817, 3524 - Struct16 decomposition"
Jan Kotas
1
-26
/
+1
2016-04-08
Add genEstablishFramePointer() to enapsulate frame pointer creation
Bruce Forstall
1
-28
/
+53
2016-04-08
Cleanup: replace getFramePointerReg() with preexisting genFramePointerReg()
Bruce Forstall
1
-2
/
+2
2016-04-08
Cleanup: be consistent about compCalleeFPRegsSavedMask #ifdefs
Bruce Forstall
1
-2
/
+2
2016-04-08
ARM64 Work Item 3817, 3524 - Struct16 decomposition
Brian Sullivan
1
-1
/
+26
2016-04-06
Merge pull request #3929 from papaslavik/arm_softfp
Bruce Forstall
1
-2
/
+2
2016-04-05
For Issue #3785 Arm Soft FP support: arguments and return values are passed i...
Andrey Kvochko
1
-2
/
+2
2016-04-04
Merge pull request #4042 from sivarv/refactor2
Sivarv
1
-0
/
+20
[next]