diff options
| author | Bruce Forstall <brucefo@microsoft.com> | 2017-08-10 09:20:59 -0700 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2017-08-10 09:20:59 -0700 |
| commit | 51ef3969ccbeddb6ed1557fadb4bf2f36689437a (patch) | |
| tree | c5f7d9ec494b94c2e1fbadd92089571290997892 /src | |
| parent | fad53e83ca7eee6b69d75b006794291250a1453b (diff) | |
| parent | d832e4548f01fdf8b1d905f7c430d0c7a160f8c8 (diff) | |
| download | coreclr-51ef3969ccbeddb6ed1557fadb4bf2f36689437a.tar.gz coreclr-51ef3969ccbeddb6ed1557fadb4bf2f36689437a.tar.bz2 coreclr-51ef3969ccbeddb6ed1557fadb4bf2f36689437a.zip | |
Merge pull request #13307 from wateret/cleanup-armel-lsracond
[RyuJIT/armel] Cleanup with OperIsMultiRegOp()
Diffstat (limited to 'src')
| -rw-r--r-- | src/jit/lsra.cpp | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/jit/lsra.cpp b/src/jit/lsra.cpp index 49a485429a..ffbcb73e59 100644 --- a/src/jit/lsra.cpp +++ b/src/jit/lsra.cpp @@ -4104,7 +4104,7 @@ void LinearScan::buildRefPositionsForNode(GenTree* tree, } #ifdef ARM_SOFTFP // If oper is GT_PUTARG_REG, set bits in useCandidates must be in sequential order. - else if (tree->OperGet() == GT_PUTARG_REG || tree->OperGet() == GT_COPY) + else if (tree->OperIsMultiRegOp()) { useCandidates = genFindLowestReg(remainingUseCandidates); remainingUseCandidates &= ~useCandidates; |