diff options
| author | Rahul Kumar <rahku@microsoft.com> | 2016-03-21 17:45:50 -0700 |
|---|---|---|
| committer | Rahul Kumar <rahku@microsoft.com> | 2016-03-22 18:05:43 -0700 |
| commit | a06e33b5e484fd57641329ee10ad1e98fc626359 (patch) | |
| tree | 6419408295dd3fd182a2d769efa9304dbe2244e6 /src/vm/arm64/cgencpu.h | |
| parent | fc2246d77a951ac2111f242f3bb408af39903270 (diff) | |
| download | coreclr-a06e33b5e484fd57641329ee10ad1e98fc626359.tar.gz coreclr-a06e33b5e484fd57641329ee10ad1e98fc626359.tar.bz2 coreclr-a06e33b5e484fd57641329ee10ad1e98fc626359.zip | |
ARM64: Implementation of Thread hijacking and thread redirection required for GCSuspension
Diffstat (limited to 'src/vm/arm64/cgencpu.h')
| -rw-r--r-- | src/vm/arm64/cgencpu.h | 13 |
1 files changed, 12 insertions, 1 deletions
diff --git a/src/vm/arm64/cgencpu.h b/src/vm/arm64/cgencpu.h index a57b95ae1e..0024512917 100644 --- a/src/vm/arm64/cgencpu.h +++ b/src/vm/arm64/cgencpu.h @@ -446,7 +446,18 @@ struct DECLSPEC_ALIGN(16) UMEntryThunkCode struct HijackArgs { - // ARM64:NYI + DWORD64 X29; // frame pointer + union + { + DWORD64 Lr; + size_t ReturnAddress; + }; + DWORD64 X19, X20, X21, X22, X23, X24, X25, X26, X27, X28; + union + { + DWORD64 X0; + size_t ReturnValue; + }; }; EXTERN_C VOID STDCALL PrecodeFixupThunk(); |