summaryrefslogtreecommitdiff
path: root/src/jit/target.h
diff options
context:
space:
mode:
authorCarol Eidt <carol.eidt@microsoft.com>2017-10-19 20:24:33 -0700
committerCarol Eidt <carol.eidt@microsoft.com>2017-10-19 20:24:33 -0700
commita4d2ebd2c865e217c2ba558b136609297f76988f (patch)
tree5d3755b4b160d5ab38b55c1d61b9bee6813f60d9 /src/jit/target.h
parent138f0b70a3dbdc695aa805356a65fb8a741b11b2 (diff)
downloadcoreclr-a4d2ebd2c865e217c2ba558b136609297f76988f.tar.gz
coreclr-a4d2ebd2c865e217c2ba558b136609297f76988f.tar.bz2
coreclr-a4d2ebd2c865e217c2ba558b136609297f76988f.zip
LSRA Arm64 consistent reg sets
tryAllocateFreeReg() uses the RegOrder array to iterate over the available registers. This needs to be consistent with the available registers of the given type. Otherwise, allocateBusyReg() will assert when it finds a free register that should have been allocated in tryAllocateFreeReg(). Fix #14591
Diffstat (limited to 'src/jit/target.h')
-rw-r--r--src/jit/target.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/jit/target.h b/src/jit/target.h
index 3cd5244129..30c715de6f 100644
--- a/src/jit/target.h
+++ b/src/jit/target.h
@@ -1595,6 +1595,7 @@ typedef unsigned short regPairNoSmall; // arm: need 12 bits
#define REG_VAR_ORDER REG_R9,REG_R10,REG_R11,REG_R12,REG_R13,REG_R14,REG_R15,\
REG_R8,REG_R7,REG_R6,REG_R5,REG_R4,REG_R3,REG_R2,REG_R1,REG_R0,\
REG_R19,REG_R20,REG_R21,REG_R22,REG_R23,REG_R24,REG_R25,REG_R26,REG_R27,REG_R28,\
+ REG_IP0,REG_IP1,\
#define REG_VAR_ORDER_FLT REG_V16, REG_V17, REG_V18, REG_V19, \
REG_V20, REG_V21, REG_V22, REG_V23, \