summaryrefslogtreecommitdiff
path: root/src/jit/target.h
diff options
context:
space:
mode:
authorAditya Mandaleeka <adityam@microsoft.com>2019-03-28 19:13:22 -0700
committerAditya Mandaleeka <adityam@microsoft.com>2019-03-28 19:44:29 -0700
commite001820e15a3aed454d731a2f975d625070ba26a (patch)
tree4b2d744a3b023595719cf3e697c52b576e7fefca /src/jit/target.h
parentffe8a331dca0edce1d5bc9537537ed2bfba31b71 (diff)
downloadcoreclr-e001820e15a3aed454d731a2f975d625070ba26a.tar.gz
coreclr-e001820e15a3aed454d731a2f975d625070ba26a.tar.bz2
coreclr-e001820e15a3aed454d731a2f975d625070ba26a.zip
Enable CLR write watch for ARM64 Windows.
Diffstat (limited to 'src/jit/target.h')
-rw-r--r--src/jit/target.h7
1 files changed, 3 insertions, 4 deletions
diff --git a/src/jit/target.h b/src/jit/target.h
index 561db79c6a..0dd37e77ad 100644
--- a/src/jit/target.h
+++ b/src/jit/target.h
@@ -1331,7 +1331,7 @@ typedef unsigned char regNumberSmall;
// x12: trashed
// x14: incremented by 8
// x15: trashed
- // x17: trashed (ip1) if FEATURE_USE_SOFTWARE_WRITE_WATCH_FOR_GC_HEAP (currently non-Windows)
+ // x17: trashed (ip1) if FEATURE_USE_SOFTWARE_WRITE_WATCH_FOR_GC_HEAP
// CORINFO_HELP_ASSIGN_BYREF (JIT_ByRefWriteBarrier):
// On entry:
// x13: the source address (points to object reference to write)
@@ -1341,11 +1341,10 @@ typedef unsigned char regNumberSmall;
// x13: incremented by 8
// x14: incremented by 8
// x15: trashed
- // x17: trashed (ip1) if FEATURE_USE_SOFTWARE_WRITE_WATCH_FOR_GC_HEAP (currently non-Windows)
+ // x17: trashed (ip1) if FEATURE_USE_SOFTWARE_WRITE_WATCH_FOR_GC_HEAP
//
// Note that while x17 (ip1) is currently only trashed under FEATURE_USE_SOFTWARE_WRITE_WATCH_FOR_GC_HEAP,
- // currently only set for non-Windows, it is expected to be set in the future for Windows, and for R2R.
- // So simply always consider it trashed, to avoid later breaking changes.
+ // it is expected to be set in the future for R2R. Consider it trashed to avoid later breaking changes.
#define REG_WRITE_BARRIER_DST REG_R14
#define RBM_WRITE_BARRIER_DST RBM_R14