summaryrefslogtreecommitdiff
path: root/src/jit/lower.h
diff options
context:
space:
mode:
authorMichelle McDaniel <adiaaida@gmail.com>2016-10-07 08:32:17 -0700
committerMichelle McDaniel <adiaaida@gmail.com>2016-10-10 15:36:15 -0700
commit12c70e569d9c20fba1c7441dc0591db40b3fcda1 (patch)
treeee47d355b1f78e8dd7a9b2ef2701cad27766f235 /src/jit/lower.h
parentc6eff2e7f2c8e596617ab7dcac1f44f625f1dece (diff)
downloadcoreclr-12c70e569d9c20fba1c7441dc0591db40b3fcda1.tar.gz
coreclr-12c70e569d9c20fba1c7441dc0591db40b3fcda1.tar.bz2
coreclr-12c70e569d9c20fba1c7441dc0591db40b3fcda1.zip
Force byteable register for CMP if op2 is CNS_INT
On x86 we need to force byteable registers for compares not only when both ops are typ_byte, but also when the first is of typ_byte and the second is a constant int. The original condition for cmp only considered the first case. This change adds the second condition.
Diffstat (limited to 'src/jit/lower.h')
-rw-r--r--src/jit/lower.h4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/jit/lower.h b/src/jit/lower.h
index a4b9860ca6..41d8869432 100644
--- a/src/jit/lower.h
+++ b/src/jit/lower.h
@@ -128,6 +128,10 @@ private:
// return true if this call target is within range of a pc-rel call on the machine
bool IsCallTargetInRange(void* addr);
+#ifdef _TARGET_X86_
+ bool ExcludeNonByteableRegisters(GenTree* tree);
+#endif
+
void TreeNodeInfoInit(GenTree* stmt);
#if defined(_TARGET_XARCH_)