summaryrefslogtreecommitdiff
path: root/src/jit/liveness.cpp
diff options
context:
space:
mode:
authorAndy Ayers <andya@microsoft.com>2018-07-20 14:56:09 -0700
committerGitHub <noreply@github.com>2018-07-20 14:56:09 -0700
commit699028a7a033991f01a72211a88a534ef1360c3a (patch)
tree1106ee9a2cc4dfb4649ca4c6f6f702003b4af786 /src/jit/liveness.cpp
parentc98addeee64e0bca467079c7e9b9c359818f144c (diff)
downloadcoreclr-699028a7a033991f01a72211a88a534ef1360c3a.tar.gz
coreclr-699028a7a033991f01a72211a88a534ef1360c3a.tar.bz2
coreclr-699028a7a033991f01a72211a88a534ef1360c3a.zip
JIT: handle implicit local var references via local var attribute bit (#19012)
Instead of relying on ref count bumps, add a new attribute bit to local vars to indicate that they may have implicit references (prolog, epilog, gc, eh) and may not have any IR references. Use this attribute bit to ensure that the ref count and weighted ref count for such variables are never reported as zero, and as a result that these variables end up being allocated and reportable. This is another preparatory step for #18969 and frees the jit to recompute explicit ref counts via an IR scan without having to special case the counts for these variables. The jit can no longer describe implicit counts other than 1 and implicit weights otehr than BB_UNITY_WEIGHT, but that currently doesn't seem to be very important. The new bit fits into an existing padding void so LclVarDsc remains at 128 bytes (for windows x64).
Diffstat (limited to 'src/jit/liveness.cpp')
-rw-r--r--src/jit/liveness.cpp9
1 files changed, 7 insertions, 2 deletions
diff --git a/src/jit/liveness.cpp b/src/jit/liveness.cpp
index 3c34681daa..9f8910f1e3 100644
--- a/src/jit/liveness.cpp
+++ b/src/jit/liveness.cpp
@@ -1047,9 +1047,14 @@ void Compiler::fgExtendDbgLifetimes()
unsigned lclNum = 0;
for (LclVarDsc *varDsc = lvaTable; lclNum < lvaCount; lclNum++, varDsc++)
{
- if (varDsc->lvRefCnt() == 0 && varDsc->lvIsRegArg)
+ if (lclNum >= info.compArgsCount)
{
- varDsc->setLvRefCnt(1);
+ break; // early exit for loop
+ }
+
+ if (varDsc->lvIsRegArg)
+ {
+ varDsc->lvImplicitlyReferenced = true;
}
}