summaryrefslogtreecommitdiff
path: root/packaging/coreclr.spec
diff options
context:
space:
mode:
authorjang <jiseob.jang@samsung.com>2017-06-22 11:17:43 +0900
committerjang <jiseob.jang@samsung.com>2017-06-22 11:17:43 +0900
commitfaa6c135955ef2234957fb29db492968bd3704eb (patch)
tree920053877854429d6333a5dc7521e4c615f8d750 /packaging/coreclr.spec
parent1b0a538f540a15579c5891c07f8741e86d65a190 (diff)
downloadcoreclr-faa6c135955ef2234957fb29db492968bd3704eb.tar.gz
coreclr-faa6c135955ef2234957fb29db492968bd3704eb.tar.bz2
coreclr-faa6c135955ef2234957fb29db492968bd3704eb.zip
Change-Id: If0c3413f59a8b6a7586575b44ef1f31deb05b005 Signed-off-by: jang <jiseob.jang@samsung.com>
Diffstat (limited to 'packaging/coreclr.spec')
-rw-r--r--packaging/coreclr.spec20
1 files changed, 17 insertions, 3 deletions
diff --git a/packaging/coreclr.spec b/packaging/coreclr.spec
index 226893a216..05a961b697 100644
--- a/packaging/coreclr.spec
+++ b/packaging/coreclr.spec
@@ -23,11 +23,18 @@ Source1000: downloaded_files.tar.gz
Source1001: %{name}.manifest
Source1002: libicu.tar.gz
Source1003: dep_libs.tar.gz
-# Gbp-Ignore-Patches: 0 1 2 3
+# Gbp-Ignore-Patches: 0 1 2 3 4 5 6 7 8 9 10
Patch0: Add-project.assets.json-files.patch
Patch1: Add-Tizen-RuntimeID-case.patch
Patch2: Change-O3-build-in-clang3.8.patch
Patch3: Fix-build-breakage-on-high-processsor-machines-12114.patch
+Patch4: ARM-Linux-Support-unaligned-struct-read-write-11290.patch
+Patch5: x86-Linux-Thread-safe-UMThunkMarshInfo-RunTimeInit-1.patch
+Patch6: Enable-pow-for-arm-armel-in-tryrun-11703.patch
+Patch7: ARM-Linux-Validate-memory-using-ldrb-instead-of-ldr.patch
+Patch8: Add-skipped-testcase-on-TM1.patch
+Patch9: Set-local-variables-as-addr-exposed-if-it-appears-in.patch
+Patch10: Revert-unnecessary-changes.patch
ExcludeArch: aarch64
@@ -109,13 +116,20 @@ The MSCORLIB.DLL for .NET Core Runtime (coreclr)
%prep
%setup -q -n %{name}-%{version}
cp %{SOURCE1001} .
-%if 0%{skipmscorlib}
-%else
# Gbp-Patch-Macros
%patch0 -p1
%patch1 -p1
%patch2 -p1
%patch3 -p1
+%patch4 -p1
+%patch5 -p1
+%patch6 -p1
+%patch7 -p1
+%patch8 -p1
+%patch9 -p1
+%patch10 -p1
+%if 0%{skipmscorlib}
+%else
cp %{SOURCE1000} ./
tar xf %{SOURCE1000}
%ifarch %{arm} %{ix86}