summaryrefslogtreecommitdiff
path: root/packaging/coreclr.spec
diff options
context:
space:
mode:
authorJiyoung Yun <jy910.yun@samsung.com>2016-12-13 16:04:59 +0900
committerJiyoung Yun <jy910.yun@samsung.com>2017-06-13 18:51:51 +0900
commit1b288baf23a58384066a8fa256d31223e936ea6a (patch)
tree506acd7b3bcd947472919196cac16d2f741f4001 /packaging/coreclr.spec
parent8db953a69a435dbcc0998871f83dc404e3434ca9 (diff)
downloadcoreclr-1b288baf23a58384066a8fa256d31223e936ea6a.tar.gz
coreclr-1b288baf23a58384066a8fa256d31223e936ea6a.tar.bz2
coreclr-1b288baf23a58384066a8fa256d31223e936ea6a.zip
Add ExclusiveArch option
ExclusiveArch: %arm x86_64 Change-Id: I40b8f28b31332bc0ab7c8c5aaef6409a6e415a39 Signed-off-by: Jiyoung Yun <jy910.yun@samsung.com>
Diffstat (limited to 'packaging/coreclr.spec')
-rw-r--r--packaging/coreclr.spec14
1 files changed, 6 insertions, 8 deletions
diff --git a/packaging/coreclr.spec b/packaging/coreclr.spec
index e533402d96..944dc67293 100644
--- a/packaging/coreclr.spec
+++ b/packaging/coreclr.spec
@@ -1,19 +1,15 @@
%{!?dotnet_buildtype: %define dotnet_buildtype Release}
-%ifarch armv7l
+%ifarch x86_64
%define support_test 1
%define skipnative 0
%define skipmscorlib 0
-%else
-%ifarch x86_64
+%endif
+
+%ifarch armv7l
%define support_test 1
%define skipnative 0
%define skipmscorlib 0
-%else
-%define support_test 0
-%define skipnative 1
-%define skipmscorlib 1
-%endif
%endif
Name: coreclr
@@ -33,6 +29,8 @@ Patch0: Add-Tizen-distro.patch
Patch1: Do-not-ignore-project.lock.json.patch
Patch2: Support-managed-build-on-armv7l-env.patch
+ExclusiveArch: %arm x86_64
+
BuildRequires: python
BuildRequires: python-xml
# libcoreclr.so