summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJiyoung Yun <jy910.yun@samsung.com>2017-08-04 01:35:55 +0000
committerJiyoung Yun <jy910.yun@samsung.com>2017-08-04 01:35:55 +0000
commitbba3789fa1b275a4bb544c87eb7979b8cdd2523d (patch)
tree04d493171222dde6d6b6265e7484e64e5b9c87f3
parent5d76425f7fe79b6ad7eb62dc97004013bfdd8c82 (diff)
downloadcoreclr-bba3789fa1b275a4bb544c87eb7979b8cdd2523d.tar.gz
coreclr-bba3789fa1b275a4bb544c87eb7979b8cdd2523d.tar.bz2
coreclr-bba3789fa1b275a4bb544c87eb7979b8cdd2523d.zip
Revert "Add BuildRequires: clang-accel-*"submit/tizen/20170804.074534
This reverts commit 5d76425f7fe79b6ad7eb62dc97004013bfdd8c82. Change-Id: I0fa3961b31b78236957da64e680531209ac5e8e3
-rw-r--r--packaging/coreclr.spec4
1 files changed, 1 insertions, 3 deletions
diff --git a/packaging/coreclr.spec b/packaging/coreclr.spec
index 82ea547abc..72695a0aad 100644
--- a/packaging/coreclr.spec
+++ b/packaging/coreclr.spec
@@ -56,15 +56,13 @@ Requires: libstdc++
Requires: libunwind
Requires: libuuid
-# Accelerate python, clang
+# Accelerate python
%ifarch %{arm}
BuildRequires: python-accel-armv7l-cross-arm
-BuildRequires: clang-accel-armv7l-cross-arm
%endif
%ifarch aarch64
BuildRequires: python-accel-aarch64-cross-aarch64
-BuildRequires: clang-accel-aarch64-cross-aarch64
%endif
%if 0%{skipnative}