summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJiyoung Yun <jy910.yun@samsung.com>2016-12-13 04:56:09 (GMT)
committerJiyoung Yun <jy910.yun@samsung.com>2016-12-13 04:57:30 (GMT)
commit210d082132e43593121c312007c147a81716d9cb (patch)
treec96eb120ac7fac665fd93260ee01e5f9181df3a0
parentbf4e2f21a45b8d3842d64dd5ff9e72a174013a97 (diff)
downloadcoreclr-210d082132e43593121c312007c147a81716d9cb.zip
coreclr-210d082132e43593121c312007c147a81716d9cb.tar.gz
coreclr-210d082132e43593121c312007c147a81716d9cb.tar.bz2
Disable i586 and arm64 buildrefs/changes/00/104300/1
Signed-off-by: Jiyoung Yun <jy910.yun@samsung.com> Change-Id: If824a529778da8a1feffd0fbd53250df8dd465df
-rw-r--r--packaging/coreclr.spec12
1 files changed, 8 insertions, 4 deletions
diff --git a/packaging/coreclr.spec b/packaging/coreclr.spec
index f30f2f4..e533402 100644
--- a/packaging/coreclr.spec
+++ b/packaging/coreclr.spec
@@ -1,15 +1,19 @@
%{!?dotnet_buildtype: %define dotnet_buildtype Release}
-%ifarch x86_64
+%ifarch armv7l
%define support_test 1
%define skipnative 0
%define skipmscorlib 0
-%endif
-
-%ifarch armv7l
+%else
+%ifarch x86_64
%define support_test 1
%define skipnative 0
%define skipmscorlib 0
+%else
+%define support_test 0
+%define skipnative 1
+%define skipmscorlib 1
+%endif
%endif
Name: coreclr