summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJiyoung Yun <jy910.yun@samsung.com>2016-12-13 07:04:59 (GMT)
committerJiyoung Yun <jy910.yun@samsung.com>2017-02-21 05:47:07 (GMT)
commit5e33ecfdb65146d6851a4c9c749c3faf161d2f47 (patch)
tree9f73bd989137e7e89e9dd654209ed5fa0de45a3f
parentc9e782378f6a0148e3cf414288ad6a8406aa0668 (diff)
downloadcoreclr-5e33ecfdb65146d6851a4c9c749c3faf161d2f47.zip
coreclr-5e33ecfdb65146d6851a4c9c749c3faf161d2f47.tar.gz
coreclr-5e33ecfdb65146d6851a4c9c749c3faf161d2f47.tar.bz2
Add ExclusiveArch option
ExclusiveArch: %arm x86_64 Change-Id: I40b8f28b31332bc0ab7c8c5aaef6409a6e415a39 Signed-off-by: Jiyoung Yun <jy910.yun@samsung.com>
-rw-r--r--packaging/coreclr.spec14
1 files changed, 6 insertions, 8 deletions
diff --git a/packaging/coreclr.spec b/packaging/coreclr.spec
index e533402..944dc67 100644
--- a/packaging/coreclr.spec
+++ b/packaging/coreclr.spec
@@ -1,19 +1,15 @@
%{!?dotnet_buildtype: %define dotnet_buildtype Release}
-%ifarch armv7l
+%ifarch x86_64
%define support_test 1
%define skipnative 0
%define skipmscorlib 0
-%else
-%ifarch x86_64
+%endif
+
+%ifarch armv7l
%define support_test 1
%define skipnative 0
%define skipmscorlib 0
-%else
-%define support_test 0
-%define skipnative 1
-%define skipmscorlib 1
-%endif
%endif
Name: coreclr
@@ -33,6 +29,8 @@ Patch0: Add-Tizen-distro.patch
Patch1: Do-not-ignore-project.lock.json.patch
Patch2: Support-managed-build-on-armv7l-env.patch
+ExclusiveArch: %arm x86_64
+
BuildRequires: python
BuildRequires: python-xml
# libcoreclr.so