summaryrefslogtreecommitdiff
BranchCommit messageAuthorAge
accepted/tizen_6.0_unifiedFix memory leaked caused by Marshal.GetFunctionPointerForDelegate (#28074)Aaron Robinson12 months
accepted/tizen_6.5_unified[Tizen] Add error log for pthread_kill failureWoongsuk Cho6 days
accepted/tizen_unified[Tizen] Support armv7hl buildWoongsuk Cho5 weeks
tizen[Tizen] Workaround for undocumented EAGAIN returned from pthread_kill (#328)Gleb Balykov/Platform Lab /SRR/Staff Engineer/Samsung Electronics6 days
tizen_5.5_mobile_hotfix[x86/Linux] Fix SIGSEGV on Debugger.Break() during debugging.Mikhail Kurinnoi4 months
tizen_5.5_tvFix TPA map hash calculation. (#288)Mikhail Kurinnoi/AI Compiler Lab /SRR/Staff Engineer/Samsung Electronics12 months
tizen_5.5_wearable_hotfix[x86/Linux] Fix SIGSEGV on Debugger.Break() during debugging.Mikhail Kurinnoi4 months
tizen_6.0Fix memory leaked caused by Marshal.GetFunctionPointerForDelegate (#28074)Aaron Robinson12 months
tizen_6.0_hotfix[x86/Linux] Fix SIGSEGV on Debugger.Break() during debugging.Mikhail Kurinnoi4 months
tizen_6.5[Tizen] Add error log for pthread_kill failureWoongsuk Cho6 days
[...]
 
TagDownloadAuthorAge
accepted/tizen/6.5/unified/20220118.123830coreclr-accepted/tizen/6.5/unified/20220118.123830.tar.gz  coreclr-accepted/tizen/6.5/unified/20220118.123830.tar.bz2  coreclr-accepted/tizen/6.5/unified/20220118.123830.zip  tizenrobot5 days
submit/tizen_6.5/20220117.214033coreclr-submit/tizen_6.5/20220117.214033.tar.gz  coreclr-submit/tizen_6.5/20220117.214033.tar.bz2  coreclr-submit/tizen_6.5/20220117.214033.zip  Hyungju Lee6 days
submit/tizen_6.5/20220114.053241coreclr-submit/tizen_6.5/20220114.053241.tar.gz  coreclr-submit/tizen_6.5/20220114.053241.tar.bz2  coreclr-submit/tizen_6.5/20220114.053241.zip  Woongsuk Cho10 days
accepted/tizen/unified/20211223.050247coreclr-accepted/tizen/unified/20211223.050247.tar.gz  coreclr-accepted/tizen/unified/20211223.050247.tar.bz2  coreclr-accepted/tizen/unified/20211223.050247.zip  tizenrobot5 weeks
submit/tizen/20211223.031503coreclr-submit/tizen/20211223.031503.tar.gz  coreclr-submit/tizen/20211223.031503.tar.bz2  coreclr-submit/tizen/20211223.031503.zip  Woongsuk Cho5 weeks
accepted/tizen/6.5/unified/20211122.213410coreclr-accepted/tizen/6.5/unified/20211122.213410.tar.gz  coreclr-accepted/tizen/6.5/unified/20211122.213410.tar.bz2  coreclr-accepted/tizen/6.5/unified/20211122.213410.zip  tizenrobot2 months
accepted/tizen/unified/20211122.122534coreclr-accepted/tizen/unified/20211122.122534.tar.gz  coreclr-accepted/tizen/unified/20211122.122534.tar.bz2  coreclr-accepted/tizen/unified/20211122.122534.zip  tizenrobot2 months
submit/tizen_6.5/20211121.211854coreclr-submit/tizen_6.5/20211121.211854.tar.gz  coreclr-submit/tizen_6.5/20211121.211854.tar.bz2  coreclr-submit/tizen_6.5/20211121.211854.zip  Hyungju Lee2 months
submit/tizen/20211121.211701coreclr-submit/tizen/20211121.211701.tar.gz  coreclr-submit/tizen/20211121.211701.tar.bz2  coreclr-submit/tizen/20211121.211701.zip  Hyungju Lee2 months
accepted/tizen/6.5/unified/20211028.225403coreclr-accepted/tizen/6.5/unified/20211028.225403.tar.gz  coreclr-accepted/tizen/6.5/unified/20211028.225403.tar.bz2  coreclr-accepted/tizen/6.5/unified/20211028.225403.zip  tizenrobot3 months
[...]
 
AgeCommit messageAuthorFilesLines
2020-09-21[Tizen] Add RelativeFixupPrecode for arm64, which replaces FixupPrecode in FN...submit/tizen/20200921.230336accepted/tizen/unified/20200922.034817Gleb Balykov13-47/+537
2020-08-25Build tests in gbs for x86/x64 (#307)submit/tizen/20200901.065247accepted/tizen/unified/20200907.144049Gleb Balykov/Platform Lab /SRR/Engineer/Samsung Electronics106-28/+133579
2020-08-10Fix buffer overrun in JIT for Vector256<T> types on ARM64. (#35864) (#308)submit/tizen/20200811.004222accepted/tizen/unified/20200811.050456Timur Mustafin/Platform Lab /SRR/Engineer/Samsung Electronics2-4/+4
2020-07-27Implement genProfilingEnterCallback genProfilingLeaveCallback on Arm64 (dotne...submit/tizen/20200731.014213accepted/tizen/unified/20200731.145700Mikhail Kurinnoi16-673/+1171
2020-07-24[Tizen] Fix unsupportedCrossgenLibs.arm64 (#304)submit/tizen/20200723.225658accepted/tizen/unified/20200724.124146Timur Mustafin/AI Compiler Lab /SRR/Engineer/Samsung Electronics1-0/+3
2020-07-23[Tizen] Add skips for arm64Timur3-0/+212
2020-07-23[Tizen] Disable default build of testsGleb Balykov1-1/+1
2020-07-23[Tizen] Do not pack debug dllsGleb Balykov1-0/+2
2020-07-23[Tizen] Disable default non-portable build for armelGleb Balykov1-7/+1
2020-07-23[Tizen] Add skipgeneratelayout option to skip generation of corerootGleb Balykov1-1/+9
[...]
 
Clone
https://git.tizen.org/cgit/platform/upstream/coreclr
git://git.tizen.org/platform/upstream/coreclr