summaryrefslogtreecommitdiff
BranchCommit messageAuthorAge
accepted/tizen_6.0_unifiedFix memory leaked caused by Marshal.GetFunctionPointerForDelegate (#28074)Aaron Robinson18 months
accepted/tizen_6.5_unified[Tizen] Add error log for pthread_kill failureWoongsuk Cho5 months
accepted/tizen_unified[Tizen] Support armv7hl buildWoongsuk Cho6 months
tizen[Tizen] build fix for clang-10 (#331)이형주/Common Platform Lab(SR)/삼성전자4 months
tizen_5.5_mobile_hotfix[x86/Linux] Fix SIGSEGV on Debugger.Break() during debugging.Mikhail Kurinnoi9 months
tizen_5.5_tvFix TPA map hash calculation. (#288)Mikhail Kurinnoi/AI Compiler Lab /SRR/Staff Engineer/Samsung Electronics17 months
tizen_5.5_wearable_hotfix[x86/Linux] Fix SIGSEGV on Debugger.Break() during debugging.Mikhail Kurinnoi9 months
tizen_6.0Fix memory leaked caused by Marshal.GetFunctionPointerForDelegate (#28074)Aaron Robinson18 months
tizen_6.0_hotfix[x86/Linux] Fix SIGSEGV on Debugger.Break() during debugging.Mikhail Kurinnoi9 months
tizen_6.5[Tizen] Add error log for pthread_kill failureWoongsuk Cho5 months
[...]
 
TagDownloadAuthorAge
submit/tizen/20220224.044249coreclr-submit/tizen/20220224.044249.tar.gz  coreclr-submit/tizen/20220224.044249.tar.bz2  coreclr-submit/tizen/20220224.044249.zip  Hyungju Lee4 months
accepted/tizen/6.5/unified/20220218.152723coreclr-accepted/tizen/6.5/unified/20220218.152723.tar.gz  coreclr-accepted/tizen/6.5/unified/20220218.152723.tar.bz2  coreclr-accepted/tizen/6.5/unified/20220218.152723.zip  tizenrobot5 months
submit/tizen_6.5/20220217.024050coreclr-submit/tizen_6.5/20220217.024050.tar.gz  coreclr-submit/tizen_6.5/20220217.024050.tar.bz2  coreclr-submit/tizen_6.5/20220217.024050.zip  Hyungju Lee5 months
accepted/tizen/6.5/unified/20220118.123830coreclr-accepted/tizen/6.5/unified/20220118.123830.tar.gz  coreclr-accepted/tizen/6.5/unified/20220118.123830.tar.bz2  coreclr-accepted/tizen/6.5/unified/20220118.123830.zip  tizenrobot6 months
submit/tizen_6.5/20220117.214033coreclr-submit/tizen_6.5/20220117.214033.tar.gz  coreclr-submit/tizen_6.5/20220117.214033.tar.bz2  coreclr-submit/tizen_6.5/20220117.214033.zip  Hyungju Lee6 months
submit/tizen_6.5/20220114.053241coreclr-submit/tizen_6.5/20220114.053241.tar.gz  coreclr-submit/tizen_6.5/20220114.053241.tar.bz2  coreclr-submit/tizen_6.5/20220114.053241.zip  Woongsuk Cho6 months
accepted/tizen/unified/20211223.050247coreclr-accepted/tizen/unified/20211223.050247.tar.gz  coreclr-accepted/tizen/unified/20211223.050247.tar.bz2  coreclr-accepted/tizen/unified/20211223.050247.zip  tizenrobot6 months
submit/tizen/20211223.031503coreclr-submit/tizen/20211223.031503.tar.gz  coreclr-submit/tizen/20211223.031503.tar.bz2  coreclr-submit/tizen/20211223.031503.zip  Woongsuk Cho6 months
accepted/tizen/6.5/unified/20211122.213410coreclr-accepted/tizen/6.5/unified/20211122.213410.tar.gz  coreclr-accepted/tizen/6.5/unified/20211122.213410.tar.bz2  coreclr-accepted/tizen/6.5/unified/20211122.213410.zip  tizenrobot7 months
accepted/tizen/unified/20211122.122534coreclr-accepted/tizen/unified/20211122.122534.tar.gz  coreclr-accepted/tizen/unified/20211122.122534.tar.bz2  coreclr-accepted/tizen/unified/20211122.122534.zip  tizenrobot7 months
[...]
 
AgeCommit messageAuthorFilesLines
2019-02-14prestub: fix ExternalMethodFixupWorkersubmit/tizen/20190419.143735submit/tizen/20190419.042330submit/tizen/20190416.152950submit/tizen/20190410.105333submit/tizen/20190405.141848submit/tizen/20190327.110559submit/tizen/20190312.130143submit/tizen/20190312.123654submit/tizen/20190312.102237accepted/tizen/unified/20190422.045933Konstantin Baladurin1-1/+5
2019-02-14[Tizen] create "/tmp/.dotnet/lockfiles" directory while system bootup.Woongsuk Cho2-0/+18
2019-02-14[Tizen] Change paths to ilasm/ildasmswift.kim1-4/+4
2019-02-14[Tizen] Rearrange executables among rpm pkgsHyungju Lee1-20/+9
2019-02-14[Tizen] Enable RELRO protectionjunghyuk.park1-2/+2
2019-02-14[Tizen] Add crossgen and coreconsole to coreclr packagejunghyuk.park1-2/+6
2019-02-14[Tizen] Provide symlinks to .NET version for compatibilityjunghyuk.park1-0/+12
2019-02-14[Tizen] Add skipped testcase: superpmiHyeongseok Oh1-0/+1
2019-02-14[Tizen] Add skipped testcase on TM1Jiyoung Yun1-1/+5
2019-02-14[Tizen] Add FEATURE_NGEN_RELOCS_OPTIMIZATIONS=true as default value for Unix ARMGleb Balykov1-0/+4
[...]
 
Clone
https://git.tizen.org/cgit/platform/upstream/coreclr
git://git.tizen.org/platform/upstream/coreclr