diff options
| author | Giorgio Arena <giorgio.arena@arm.com> | 2019-10-15 11:09:33 +0100 |
|---|---|---|
| committer | Giorgio Arena <giorgio.arena@arm.com> | 2019-10-21 10:14:20 +0000 |
| commit | d93e263e70e3101422402c95946e520fef34c4c7 (patch) | |
| tree | f79d3b325ed6881fb9252cb7ee0b7573739e00be /docs | |
| parent | ab5b1a279284bed350d3bb75f3d9d3aec6edca0e (diff) | |
| download | armcl-d93e263e70e3101422402c95946e520fef34c4c7.tar.gz armcl-d93e263e70e3101422402c95946e520fef34c4c7.tar.bz2 armcl-d93e263e70e3101422402c95946e520fef34c4c7.zip | |
COMPMID-2708 NEDepthwiseConvolution Generic: support for QUANT8_PER_CHANNEL_SYMM
COMPMID-2470 Implement a new and generic depthwise convolution for NEON QASYMM8 NHWC
COMPMID-2477 Enable FP16 data type for the new generic convolution on NEON for NHWC
COMPMID-2625 Remove old implementation files for the generic NEDepthwiseConvolution
Change-Id: I8f6deda4fc69dd7e472fba3228b1ed5dad172f3e
Signed-off-by: Giorgio Arena <giorgio.arena@arm.com>
Reviewed-on: https://review.mlplatform.org/c/2094
Comments-Addressed: Arm Jenkins <bsgcomp@arm.com>
Reviewed-by: Gian Marco Iodice <gianmarco.iodice@arm.com>
Tested-by: Arm Jenkins <bsgcomp@arm.com>
Diffstat (limited to 'docs')
| -rw-r--r-- | docs/00_introduction.dox | 6 |
1 files changed, 5 insertions, 1 deletions
diff --git a/docs/00_introduction.dox b/docs/00_introduction.dox index 1210b2bde..6430411f5 100644 --- a/docs/00_introduction.dox +++ b/docs/00_introduction.dox @@ -242,6 +242,10 @@ v19.11 Public major release - CLDepthwiseIm2ColKernel - CLDepthwiseVectorToTensorKernel - CLDirectConvolutionLayerOutputStageKernel + - Deprecated NEON kernels / functions + - NEDepthwiseWeightsReshapeKernel + - NEDepthwiseIm2ColKernel + - NEDepthwiseVectorToTensorKernel v19.08 Public major release - Various bug fixes. @@ -706,7 +710,7 @@ v17.12 Public major release - New NEON kernels / functions - arm_compute::NEGEMMLowpAArch64A53Kernel / arm_compute::NEGEMMLowpAArch64Kernel / arm_compute::NEGEMMLowpAArch64V8P4Kernel / arm_compute::NEGEMMInterleavedBlockedKernel / arm_compute::NEGEMMLowpAssemblyMatrixMultiplyCore - arm_compute::NEHGEMMAArch64FP16Kernel - - @ref NEDepthwiseConvolutionLayer3x3Kernel / @ref NEDepthwiseIm2ColKernel / @ref NEGEMMMatrixVectorMultiplyKernel / @ref NEDepthwiseVectorToTensorKernel / @ref NEDepthwiseConvolutionLayer + - @ref NEDepthwiseConvolutionLayer3x3Kernel / NEDepthwiseIm2ColKernel / @ref NEGEMMMatrixVectorMultiplyKernel / NEDepthwiseVectorToTensorKernel / @ref NEDepthwiseConvolutionLayer - @ref NEGEMMLowpOffsetContributionKernel / @ref NEGEMMLowpMatrixAReductionKernel / @ref NEGEMMLowpMatrixBReductionKernel / @ref NEGEMMLowpMatrixMultiplyCore - @ref NEGEMMLowpQuantizeDownInt32ToUint8ScaleByFixedPointKernel / @ref NEGEMMLowpQuantizeDownInt32ToUint8ScaleByFixedPoint - @ref NEGEMMLowpQuantizeDownInt32ToUint8ScaleKernel / @ref NEGEMMLowpQuantizeDownInt32ToUint8Scale |