summaryrefslogtreecommitdiff
path: root/doc/README.fsl-ddr
AgeCommit message (Expand)AuthorFilesLines
2022-12-23global: Migrate CONFIG_EXTRA_ENV_SETTINGS to CFGTom Rini1-2/+2
2022-12-05post: Migrate to KconfigTom Rini1-1/+1
2016-03-21driver/ddr/fsl: Add address parity support for DDR4 UDIMM/discreteShengzhou Liu1-0/+9
2016-02-06Use correct spelling of "U-Boot"Bin Meng1-5/+5
2013-01-30README.fsl-ddr typos and update to reflect hotkeyJames Yang1-14/+21
2013-01-30Add copy command to FSL DDR interactiveJames Yang1-0/+5
2013-01-30powerpc/mpc8xxx: Enable entering DDR debugging by key pressYork Sun1-0/+7
2012-10-22powerpc/mpc8xxx: Add auto select bank interleaving modeYork Sun1-0/+5
2012-08-23powerpc/mpc8xxx: Enable 3-way and 4-way DDR interleavingYork Sun1-2/+34
2012-03-27doc: Fix some typos in different filesThomas Weber1-2/+2
2011-10-09powerpc/8xxx: Add support for interactive DDR programming interfaceYork Sun1-0/+150
2011-09-29powerpc/mpc8xxx: Add DDR2 to unified DDR driverYork Sun1-0/+52
2011-02-02Minor Coding Style Cleanup.Wolfgang Denk1-42/+42
2011-01-19mpc85xx: Enable unique mode registers and dynamic ODT for DDR3York Sun1-1/+66
2011-01-19mpc8xxx: Enable ECC on/off control in hwconfigYork Sun1-0/+7
2010-10-20Add memory test feature for mpc85xx POST.York Sun1-0/+14
2010-07-26powerpc/8xxx: Enabled address hashing for 85xxyork1-2/+13
2010-07-26powerpc/8xxx: Fix bug in memctrl interleaving & bank interleaving on cs0~cs4york1-0/+3
2010-07-26powerpc/8xxx: Enabled hwconfig for memory interleavingKumar Gala1-11/+14
2008-10-18Check DDR interleaving modeHaiying Wang1-0/+69
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-23 20:41:01 +0000