summaryrefslogtreecommitdiff
path: root/arch/riscv
AgeCommit message (Expand)AuthorFilesLines
2023-02-17riscv: binman: Add help message for missing blobsRick Chen1-0/+1
2023-02-17riscv: Rename Andes cpu and board namesLeo Yu-Chi Liang7-5/+5
2023-02-17configs: ae350: Enable v5l2 cache for AE350 platforms in SPLYu Chien Peter Lin1-0/+1
2023-02-17riscv: ax25: cache.c: Cleanups to L1/L2 cache function used in SPLYu Chien Peter Lin1-30/+68
2023-02-17riscv: ae350: dts: Update L2 cache compatible stringYu Chien Peter Lin2-2/+2
2023-02-17riscv: cpu: ax25: Simplify cache enabling logic in harts_early_init()Yu Chien Peter Lin2-37/+43
2023-02-17riscv: Remove redundant Kconfig "RISCV_NDS_CACHE"Leo Yu-Chi Liang2-92/+2
2023-02-17riscv: global_data.h: Correct the comment for PLICSWYu Chien Peter Lin1-1/+1
2023-02-10Correct SPL uses of LMBSimon Glass1-1/+1
2023-02-01riscv: memcpy: check src and dst before copyRick Chen1-0/+2
2023-02-01riscv: ax25: bypass malloc when spl fit boots from ramRick Chen2-0/+28
2023-02-01riscv: ae350: Enable CCTL_SUENRick Chen1-7/+11
2023-02-01riscv: cpu: check U-Mode before counteren writeNikita Shubin1-8/+8
2023-01-20global: Finish CONFIG -> CFG migrationTom Rini1-1/+1
2023-01-09Merge branch 'next'Tom Rini1-2/+0
2022-12-29efi_loader: set IMAGE_FILE_LARGE_ADDRESS_AWAREHeinrich Schuchardt1-5/+12
2022-12-22Convert CONFIG_STANDALONE_LOAD_ADDR to KconfigTom Rini1-2/+0
2022-12-08arch/riscv: add semihosting support for RISC-VKautuk Consul4-0/+52
2022-11-15riscv: clarify meaning of CONFIG_SBI_V02Heinrich Schuchardt1-7/+7
2022-11-15riscv: Fix detecting FPU support in standard extensionYu Chien Peter Lin1-3/+11
2022-11-15riscv: dts: fix the mpfs's reference clock frequencyConor Dooley2-8/+10
2022-11-03riscv: dts: Add QSPI NAND device nodePadmarao Begari1-0/+16
2022-11-03riscv: dts: Update memory configurationPadmarao Begari1-58/+17
2022-11-03riscv: Rename Andes PLIC to PLICSWYu Chien Peter Lin9-28/+28
2022-10-31Rename CONFIG_SYS_TEXT_BASE to CONFIG_TEXT_BASESimon Glass1-1/+1
2022-10-20riscv: andes_plic.c: use modified IPI schemeYu Chien Peter Lin1-3/+4
2022-10-20riscv: support building double-float modulesHeinrich Schuchardt2-3/+27
2022-10-07riscv: Fix build against binutils 2.38Alexandre Ghiti1-1/+10
2022-09-29dm: core: Drop ofnode_is_available()Simon Glass2-2/+2
2022-09-29treewide: Drop bootm_headers_t typedefSimon Glass1-4/+4
2022-09-26Merge branch 'next' of https://gitlab.denx.de/u-boot/custodians/u-boot-riscv ...Tom Rini6-11/+36
2022-09-26riscv: Introduce AVAILABLE_HARTSRick Chen6-5/+23
2022-09-26spl: introduce SPL_XIP to configNikita Shubin6-6/+13
2022-09-23board_f: Fix types for board_get_usable_ram_top()Pali Rohár3-3/+3
2022-09-06riscv: dts: sifive: Synchronize FU740 and Unmatched DTIcenowy Zheng2-88/+59
2022-09-06dt-bindings: clock: sifive: sync FU740 PRCI clock binding headerIcenowy Zheng2-22/+22
2022-09-05riscv: dts: Sync important Unmatched pmic and qspi0 changes from LinuxJessica Clarke1-1/+14
2022-08-11riscv: ae350: Fix XIP config boot failureLeo Yu-Chi Liang1-1/+3
2022-08-11riscv: cpu: set gp before board_init_f_init_reserveNikita Shubin1-0/+1
2022-07-26zynqmp: Run board_get_usable_ram_top() only on main U-BootAshok Reddy Soma1-1/+1
2022-07-26arm: riscv: Remove additional ifdef from code guarded by CONFIG_IS_ENABLEDMichal Simek1-2/+0
2022-07-07Convert CONFIG_SYS_BOOT_RAMDISK_HIGH to KconfigTom Rini1-2/+0
2022-06-23linker_lists: Rename sections to remove . prefixAndrew Scull2-4/+4
2022-06-06Migrate CUSTOM_SYS_INIT_SP_ADDR to Kconfig using system-constants.hTom Rini1-1/+2
2022-05-26riscv: Clean up asm/io.hLeo Yu-Chi Liang1-116/+0
2022-05-26riscv: remove CONFIG_ARCH_MAP_SYSMEM from io.hMichal Simek1-22/+0
2022-04-06riscv: alloc space exhaustedHeinrich Schuchardt1-3/+0
2022-04-06riscv: provide missing base extension functionsHeinrich Schuchardt2-0/+68
2022-04-06cmd: sbi: add Performance Monitoring Unit ExtensionHeinrich Schuchardt1-0/+1
2022-03-28Merge tag 'v2022.04-rc5' into nextTom Rini2-75/+105