diff options
| author | Jaehoon Chung <jh80.chung@samsung.com> | 2016-06-28 15:52:20 +0900 |
|---|---|---|
| committer | Simon Glass <sjg@chromium.org> | 2016-07-27 14:14:37 -0600 |
| commit | dec0242be7b5544c3c4f9a7ead46fa5eeadd6222 (patch) | |
| tree | 8e502a1785585148dcd8cb1b1b4e58a7e914cada /include/dwmmc.h | |
| parent | 0b6699ad8ea95803d7ce40d1dc1caea902a6d22c (diff) | |
| download | u-boot-dec0242be7b5544c3c4f9a7ead46fa5eeadd6222.tar.gz u-boot-dec0242be7b5544c3c4f9a7ead46fa5eeadd6222.tar.bz2 u-boot-dec0242be7b5544c3c4f9a7ead46fa5eeadd6222.zip | |
dm: mmc: dwmmc: fix the wrong explanation for clock values
This e,g is wrong. Maximum/minimum e.g values are swapped each other.
Signed-off-by: Jaehoon Chung <jh80.chung@samsung.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'include/dwmmc.h')
| -rw-r--r-- | include/dwmmc.h | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/include/dwmmc.h b/include/dwmmc.h index 6aebe96b97..164d1dc690 100644 --- a/include/dwmmc.h +++ b/include/dwmmc.h @@ -256,8 +256,8 @@ static inline u8 dwmci_readb(struct dwmci_host *host, int reg) * @name: Device name (normally dev->name) * @buswidth: Bus width (in bits, such as 4 or 8) * @caps: Host capabilities (MMC_MODE_...) - * @max_clk: Maximum supported clock speed in HZ (e.g. 400000) - * @min_clk: Minimum supported clock speed in HZ (e.g. 150000000) + * @max_clk: Maximum supported clock speed in HZ (e.g. 150000000) + * @min_clk: Minimum supported clock speed in HZ (e.g. 400000) */ void dwmci_setup_cfg(struct mmc_config *cfg, const char *name, int buswidth, uint caps, u32 max_clk, u32 min_clk); @@ -286,8 +286,8 @@ int dwmci_bind(struct udevice *dev, struct mmc *mmc, struct mmc_config *cfg); * This is used when you are not using CONFIG_BLK. Convert your driver over! * * @host: DWMMC host structure - * @max_clk: Maximum supported clock speed in HZ (e.g. 400000) - * @min_clk: Minimum supported clock speed in HZ (e.g. 150000000) + * @max_clk: Maximum supported clock speed in HZ (e.g. 150000000) + * @min_clk: Minimum supported clock speed in HZ (e.g. 400000) * @return 0 if OK, -ve on error */ int add_dwmci(struct dwmci_host *host, u32 max_clk, u32 min_clk); |