summaryrefslogtreecommitdiff
path: root/board/aristainetos
diff options
context:
space:
mode:
authorShiji Yang <yangshiji66@outlook.com>2023-08-03 09:47:16 +0800
committerTom Rini <trini@konsulko.com>2023-08-09 09:21:42 -0400
commit506df9dc5881b74ca6463b89e9edcd14732a7da5 (patch)
tree3b3fdb9ac6af400dd400c99b47f9c356012588bc /board/aristainetos
parenta077ac13d03c8cde646ddab30b03ec0f8b753e1e (diff)
downloadu-boot-506df9dc5881b74ca6463b89e9edcd14732a7da5.tar.gz
u-boot-506df9dc5881b74ca6463b89e9edcd14732a7da5.tar.bz2
u-boot-506df9dc5881b74ca6463b89e9edcd14732a7da5.zip
treewide: rework linker symbol declarations in sections header
1. Convert all linker symbols to char[] type so that we can get the corresponding address by calling array name 'var' or its address '&var'. In this way, we can avoid some potential issues[1]. 2. Remove unused symbol '_TEXT_BASE'. It has been abandoned and has not been referenced by any source code. 3. Move '__data_end' to the arch x86's own sections header as it's only used by x86 arch. 4. Remove some duplicate declared linker symbols. Now we use the standard header file to declare them. [1] This patch fixes the boot failure on MIPS target. Error log: SPL: Image overlaps SPL Fixes: 1b8a1be1a1f1 ("spl: spl_legacy: Fix spl_end address") Signed-off-by: Shiji Yang <yangshiji66@outlook.com> Reviewed-by: Tom Rini <trini@konsulko.com>
Diffstat (limited to 'board/aristainetos')
-rw-r--r--board/aristainetos/aristainetos.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/board/aristainetos/aristainetos.c b/board/aristainetos/aristainetos.c
index 4dcf3f396b..17f37badd7 100644
--- a/board/aristainetos/aristainetos.c
+++ b/board/aristainetos/aristainetos.c
@@ -27,6 +27,7 @@
#include <asm/arch/crm_regs.h>
#include <asm/io.h>
#include <asm/arch/sys_proto.h>
+#include <asm/sections.h>
#include <bmp_logo.h>
#include <dm/root.h>
#include <env.h>
@@ -216,7 +217,6 @@ static void set_gpr_register(void)
&iomuxc_regs->gpr[12]);
}
-extern char __bss_start[], __bss_end[];
int board_early_init_f(void)
{
select_ldb_di_clock_source(MXC_PLL5_CLK);