diff options
| author | MyungJoo Ham <myungjoo.ham@samsung.com> | 2014-03-20 15:29:15 +0900 |
|---|---|---|
| committer | MyungJoo Ham <myungjoo.ham@samsung.com> | 2014-03-20 15:29:15 +0900 |
| commit | b3a6e2c5448b7d340ff6bea9e99f79989453b1f7 (patch) | |
| tree | 03f7e2c45fa76d6f65f46ba1de2b2541ebe3dc7b /patches.tizen/0193-ARM-clock-cpufreq-Correct-MPLL-clock-and-DTS-binding.patch | |
| parent | 9157e421d4c229d2b45e00b4e36ede3606033ad3 (diff) | |
| download | linux-3.10-devel/v3.10-ltsi.tar.gz linux-3.10-devel/v3.10-ltsi.tar.bz2 linux-3.10-devel/v3.10-ltsi.zip | |
add Tizen ARM reference patchesdevel/v3.10-ltsi
- Imported 20140319.065243:
author Jonghwa Lee <jonghwa3.lee@samsung.com>
Wed, 19 Mar 2014 00:55:10 +0900 (00:55 +0900)
committer Jonghwa Lee <jonghwa3.lee@samsung.com>
Wed, 19 Mar 2014 01:13:40 +0900 (01:13 +0900)
commit 7464f7e4fed02c10aa619746890bdd96b1b43fc3
Based on Linux 3.10.19 LTS.
Change-Id: I17572de4952319a6815c18379bdbe35b1db0a88c
Signed-off-by: MyungJoo Ham <myungjoo.ham@samsung.com>
Diffstat (limited to 'patches.tizen/0193-ARM-clock-cpufreq-Correct-MPLL-clock-and-DTS-binding.patch')
| -rw-r--r-- | patches.tizen/0193-ARM-clock-cpufreq-Correct-MPLL-clock-and-DTS-binding.patch | 48 |
1 files changed, 48 insertions, 0 deletions
diff --git a/patches.tizen/0193-ARM-clock-cpufreq-Correct-MPLL-clock-and-DTS-binding.patch b/patches.tizen/0193-ARM-clock-cpufreq-Correct-MPLL-clock-and-DTS-binding.patch new file mode 100644 index 00000000000..5ab02fb8829 --- /dev/null +++ b/patches.tizen/0193-ARM-clock-cpufreq-Correct-MPLL-clock-and-DTS-binding.patch @@ -0,0 +1,48 @@ +From 2e63163dc07e1f60cbd6c0f9f8f7880ceb96629a Mon Sep 17 00:00:00 2001 +From: Lukasz Majewski <l.majewski@samsung.com> +Date: Fri, 5 Apr 2013 18:31:42 +0200 +Subject: [PATCH 0193/1302] ARM:clock:cpufreq: Correct MPLL clock and DTS + binding + +According to specification the mout_mpll_user_c clock shall be used instead +of sclk. + +Moreover correct clock number (18) was assigned to mout_mpll_user_c. +It coply with ./Documentation/devicetree/bindings/clock/exynos4-clock.txt + +Signed-off-by: Lukasz Majewski <l.majewski@samsung.com> +Signed-off-by: MyungJoo Ham <myungjoo.ham@samsung.com> +--- + arch/arm/boot/dts/exynos4x12.dtsi | 2 +- + drivers/cpufreq/exynos4x12-cpufreq.c | 2 +- + 2 files changed, 2 insertions(+), 2 deletions(-) + +diff --git a/arch/arm/boot/dts/exynos4x12.dtsi b/arch/arm/boot/dts/exynos4x12.dtsi +index 1e016a9..149c0dd 100644 +--- a/arch/arm/boot/dts/exynos4x12.dtsi ++++ b/arch/arm/boot/dts/exynos4x12.dtsi +@@ -333,7 +333,7 @@ + + cpufreq { + compatible = "samsung,exynos-cpufreq"; +- clocks = <&clock 12>, <&clock 19>, <&clock 9>, <&clock 20>; ++ clocks = <&clock 12>, <&clock 19>, <&clock 18>, <&clock 20>; + clock-names = "arm_clk", "mout_core", "mout_mpll_user_c", + "mout_apll"; + status = "disabled"; +diff --git a/drivers/cpufreq/exynos4x12-cpufreq.c b/drivers/cpufreq/exynos4x12-cpufreq.c +index 02d5353..1359fd9 100644 +--- a/drivers/cpufreq/exynos4x12-cpufreq.c ++++ b/drivers/cpufreq/exynos4x12-cpufreq.c +@@ -213,7 +213,7 @@ int exynos4x12_cpufreq_init(struct exynos_dvfs_info *info) + if (IS_ERR(mout_core)) + goto err_moutcore; + +- sclk_mpll = clk_get(info->dev, "sclk_mpll_user_c"); ++ sclk_mpll = clk_get(info->dev, "mout_mpll_user_c"); + if (IS_ERR(sclk_mpll)) + goto err_sclk_mpll; + +-- +1.8.3.2 + |