summaryrefslogtreecommitdiff
path: root/patches.tizen/0052-ARM-EXYNOS-change-the-value-of-EXYNOS4X12_ISP_LOWPWR.patch
diff options
context:
space:
mode:
authorMyungJoo Ham <myungjoo.ham@samsung.com>2014-03-20 15:29:15 +0900
committerMyungJoo Ham <myungjoo.ham@samsung.com>2014-03-20 15:29:15 +0900
commitb3a6e2c5448b7d340ff6bea9e99f79989453b1f7 (patch)
tree03f7e2c45fa76d6f65f46ba1de2b2541ebe3dc7b /patches.tizen/0052-ARM-EXYNOS-change-the-value-of-EXYNOS4X12_ISP_LOWPWR.patch
parent9157e421d4c229d2b45e00b4e36ede3606033ad3 (diff)
downloadlinux-3.10-b3a6e2c5448b7d340ff6bea9e99f79989453b1f7.tar.gz
linux-3.10-b3a6e2c5448b7d340ff6bea9e99f79989453b1f7.tar.bz2
linux-3.10-b3a6e2c5448b7d340ff6bea9e99f79989453b1f7.zip
add Tizen ARM reference patchesdevel/v3.10-ltsi
- Imported 20140319.065243: author Jonghwa Lee <jonghwa3.lee@samsung.com> Wed, 19 Mar 2014 00:55:10 +0900 (00:55 +0900) committer Jonghwa Lee <jonghwa3.lee@samsung.com> Wed, 19 Mar 2014 01:13:40 +0900 (01:13 +0900) commit 7464f7e4fed02c10aa619746890bdd96b1b43fc3 Based on Linux 3.10.19 LTS. Change-Id: I17572de4952319a6815c18379bdbe35b1db0a88c Signed-off-by: MyungJoo Ham <myungjoo.ham@samsung.com>
Diffstat (limited to 'patches.tizen/0052-ARM-EXYNOS-change-the-value-of-EXYNOS4X12_ISP_LOWPWR.patch')
-rw-r--r--patches.tizen/0052-ARM-EXYNOS-change-the-value-of-EXYNOS4X12_ISP_LOWPWR.patch34
1 files changed, 34 insertions, 0 deletions
diff --git a/patches.tizen/0052-ARM-EXYNOS-change-the-value-of-EXYNOS4X12_ISP_LOWPWR.patch b/patches.tizen/0052-ARM-EXYNOS-change-the-value-of-EXYNOS4X12_ISP_LOWPWR.patch
new file mode 100644
index 00000000000..c45beddeb57
--- /dev/null
+++ b/patches.tizen/0052-ARM-EXYNOS-change-the-value-of-EXYNOS4X12_ISP_LOWPWR.patch
@@ -0,0 +1,34 @@
+From 143103659b069afb92881584f7f3d777a6d8ee6a Mon Sep 17 00:00:00 2001
+From: Younghwan Joo <yhwan.joo@samsung.com>
+Date: Thu, 15 Nov 2012 21:02:27 +0900
+Subject: [PATCH 0052/1302] ARM: EXYNOS: change the value of
+ EXYNOS4X12_ISP_LOWPWR
+
+This patch is to fix the value of EXYNOS4X12_ISP_LOWPWR register
+to zero at AFTR mode. It ensure the sub selection mux of mcuisp400
+and isp200 reset a default position after power down
+
+Signed-off-by: Younghwan Joo <yhwan.joo@samsung.com>
+Signed-off-by: JaeYong Shin <jy2.shin@samsung.com>
+Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
+Signed-off-by: MyungJoo Ham <myungjoo.ham@samsung.com>
+---
+ arch/arm/mach-exynos/pmu.c | 2 +-
+ 1 file changed, 1 insertion(+), 1 deletion(-)
+
+diff --git a/arch/arm/mach-exynos/pmu.c b/arch/arm/mach-exynos/pmu.c
+index 97d6885..21cef18 100644
+--- a/arch/arm/mach-exynos/pmu.c
++++ b/arch/arm/mach-exynos/pmu.c
+@@ -140,7 +140,7 @@ static struct exynos_pmu_conf exynos4x12_pmu_config[] = {
+ { S5P_CMU_RESET_MFC_LOWPWR, { 0x1, 0x0, 0x0 } },
+ { S5P_CMU_RESET_G3D_LOWPWR, { 0x1, 0x0, 0x0 } },
+ { S5P_CMU_RESET_LCD0_LOWPWR, { 0x1, 0x0, 0x0 } },
+- { S5P_CMU_RESET_ISP_LOWPWR, { 0x1, 0x0, 0x0 } },
++ { S5P_CMU_RESET_ISP_LOWPWR, { 0x0, 0x0, 0x0 } },
+ { S5P_CMU_RESET_MAUDIO_LOWPWR, { 0x1, 0x1, 0x0 } },
+ { S5P_CMU_RESET_GPS_LOWPWR, { 0x1, 0x0, 0x0 } },
+ { S5P_TOP_BUS_LOWPWR, { 0x3, 0x0, 0x0 } },
+--
+1.8.3.2
+