diff options
| author | Jacek Anaszewski <j.anaszewski@samsung.com> | 2014-10-21 14:57:59 +0200 |
|---|---|---|
| committer | Jacek Anaszewski <j.anaszewski@samsung.com> | 2014-11-05 16:05:30 +0100 |
| commit | 3d2d10f5703b1e41dde0fc0a3e825d271560842a (patch) | |
| tree | 023cbf1b961457556107b827ec195aabefd46512 | |
| parent | ff27f3cefe154df689bc555f81138b66ef4952f3 (diff) | |
| download | linux-3.10-3d2d10f5703b1e41dde0fc0a3e825d271560842a.tar.gz linux-3.10-3d2d10f5703b1e41dde0fc0a3e825d271560842a.tar.bz2 linux-3.10-3d2d10f5703b1e41dde0fc0a3e825d271560842a.zip | |
ARM: dts: exynos3250: add JPEG codec device node
Change-Id: I1c4d9de9c3c476356d71d3c219d7313c9492fddc
Signed-off-by: Jacek Anaszewski <j.anaszewski@samsung.com>
| -rw-r--r-- | arch/arm/boot/dts/exynos3250-rinato.dts | 4 | ||||
| -rw-r--r-- | arch/arm/boot/dts/exynos3250.dtsi | 13 |
2 files changed, 17 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/exynos3250-rinato.dts b/arch/arm/boot/dts/exynos3250-rinato.dts index c5bc6c57fd9..dbd827e96ff 100644 --- a/arch/arm/boot/dts/exynos3250-rinato.dts +++ b/arch/arm/boot/dts/exynos3250-rinato.dts @@ -733,6 +733,10 @@ status = "okay"; }; +&jpeg { + status = "okay"; +}; + &serial_0 { assigned-clocks = <&cmu CLK_SCLK_UART0>; assigned-clock-rates = <100000000>; diff --git a/arch/arm/boot/dts/exynos3250.dtsi b/arch/arm/boot/dts/exynos3250.dtsi index d7cb851d7f6..d756aa33f1d 100644 --- a/arch/arm/boot/dts/exynos3250.dtsi +++ b/arch/arm/boot/dts/exynos3250.dtsi @@ -353,6 +353,19 @@ interrupts = <0 240 0>; }; + jpeg: jpeg-codec@11830000 { + compatible = "samsung,exynos3250-jpeg"; + reg = <0x11830000 0x1000>; + interrupts = <0 171 0>; + clocks = <&cmu CLK_JPEG>, <&cmu CLK_SCLK_JPEG>; + clock-names = "jpeg", "sclk"; + samsung,power-domain = <&pd_cam>; + assigned-clocks = <&cmu CLK_MOUT_CAM_BLK>, <&cmu CLK_SCLK_JPEG>; + assigned-clock-rates = <0>, <150000000>; + assigned-clock-parents = <&cmu CLK_DIV_MPLL_PRE>; + status = "disabled"; + }; + exynos_drm_gsc1: gsc@11850000 { compatible = "samsung,exynos3250-drm-gsc"; reg = <0x11850000 0x1000>; |