summaryrefslogtreecommitdiff
path: root/core/kernel/interrupt.c
diff options
context:
space:
mode:
Diffstat (limited to 'core/kernel/interrupt.c')
-rw-r--r--core/kernel/interrupt.c102
1 files changed, 102 insertions, 0 deletions
diff --git a/core/kernel/interrupt.c b/core/kernel/interrupt.c
new file mode 100644
index 0000000..efa8f2e
--- /dev/null
+++ b/core/kernel/interrupt.c
@@ -0,0 +1,102 @@
+/*
+ * Copyright (c) 2016, Linaro Limited
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ * 1. Redistributions of source code must retain the above copyright notice,
+ * this list of conditions and the following disclaimer.
+ *
+ * 2. Redistributions in binary form must reproduce the above copyright notice,
+ * this list of conditions and the following disclaimer in the documentation
+ * and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#include <kernel/interrupt.h>
+#include <trace.h>
+
+/*
+ * NOTE!
+ *
+ * We're assuming that there's no concurrent use of this interface, except
+ * delivery of interrupts in parallel. Synchronization will be needed when
+ * we begin to modify settings after boot initialization.
+ */
+
+static struct itr_chip *itr_chip;
+static SLIST_HEAD(, itr_handler) handlers = SLIST_HEAD_INITIALIZER(handlers);
+
+void itr_init(struct itr_chip *chip)
+{
+ itr_chip = chip;
+}
+
+static struct itr_handler *find_handler(size_t it)
+{
+ struct itr_handler *h;
+
+ SLIST_FOREACH(h, &handlers, link)
+ if (h->it == it)
+ return h;
+ return NULL;
+}
+
+void itr_handle(size_t it)
+{
+ struct itr_handler *h = find_handler(it);
+
+ if (!h) {
+ EMSG("Disabling unhandled interrupt %zu", it);
+ itr_chip->ops->disable(itr_chip, it);
+ return;
+ }
+
+ if (h->handler(h) != ITRR_HANDLED) {
+ EMSG("Disabling interrupt %zu not handled by handler", it);
+ itr_chip->ops->disable(itr_chip, it);
+ }
+}
+
+void itr_add(struct itr_handler *h)
+{
+ itr_chip->ops->add(itr_chip, h->it, h->flags);
+ SLIST_INSERT_HEAD(&handlers, h, link);
+}
+
+void itr_enable(size_t it)
+{
+ itr_chip->ops->enable(itr_chip, it);
+}
+
+void itr_disable(size_t it)
+{
+ itr_chip->ops->disable(itr_chip, it);
+}
+
+void itr_raise_pi(size_t it)
+{
+ itr_chip->ops->raise_pi(itr_chip, it);
+}
+
+void itr_raise_sgi(size_t it, uint8_t cpu_mask)
+{
+ itr_chip->ops->raise_sgi(itr_chip, it, cpu_mask);
+}
+
+void itr_set_affinity(size_t it, uint8_t cpu_mask)
+{
+ itr_chip->ops->set_affinity(itr_chip, it, cpu_mask);
+}