blob: be342e9cb63e5f0ccd21ea87d3a086a2f3c31254 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
/*
* Copyright (c) 2021 Samsung Electronics Co., Ltd. All Rights Reserved
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef __ONERT_BACKEND_GPU_CL_TENSOR_REGISTRY_H__
#define __ONERT_BACKEND_GPU_CL_TENSOR_REGISTRY_H__
#include "TensorManager.h"
#include "backend/ITensorRegistry.h"
namespace onert
{
namespace backend
{
namespace gpu_cl
{
/**
* @brief Tensor registry class for gpu-cl backends
*
* This is implemented as a wrapper of TensorManager.
*/
class TensorRegistry : public ITensorRegistry
{
public:
TensorRegistry(TensorManager *tensor_mgr) : _tensor_mgr{tensor_mgr} {}
ITensor *getITensor(const ir::OperandIndex &ind) override { return _tensor_mgr->at(ind).get(); }
ITensor *getNativeITensor(const ir::OperandIndex &ind) override { return getITensor(ind); }
auto getClTensor(const ir::OperandIndex &ind) { return _tensor_mgr->at(ind).get(); }
ir::OperandIndex addNewClTensor(const ir::Shape &shape) { return _tensor_mgr->addTensor(shape); }
private:
TensorManager *_tensor_mgr;
};
} // namespace gpu_cl
} // namespace backend
} // namespace onert
#endif // __ONERT_BACKEND_GPU_CL_TENSOR_REGISTRY_H__
|