1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
|
/*
* Copyright (c) 2018 Samsung Electronics Co., Ltd. All Rights Reserved
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#include "TensorBuilder.h"
#include <util/logging.h>
#include <cassert>
namespace onert
{
namespace backend
{
namespace cpu
{
TensorBuilder::TensorBuilder()
: _tensor_reg{new cpu_common::TensorRegistry()},
_dynamic_tensor_mgr{new cpu_common::DynamicTensorManager(_tensor_reg)},
_static_tensor_mgr{new StaticTensorManager(_tensor_reg, _dynamic_tensor_mgr.get())}
{
/* empty */
}
void TensorBuilder::registerTensorInfo(const ir::OperandIndex &ind, const ir::OperandInfo &info,
ir::Layout layout)
{
_tensor_info_map.emplace(ind, info);
// CPU backend supports only one layout as NHWC
assert(layout == ir::Layout::NHWC);
if (info.isDynamic())
{
_dynamic_tensor_mgr->buildTensor(ind, info, layout);
}
else
{
_static_tensor_mgr->buildTensor(ind, info, layout, info.isConstant());
}
}
void TensorBuilder::notifyFirstUse(const ir::OperandIndex &ind)
{
assert(_tensor_info_map.find(ind) != _tensor_info_map.end());
const auto tensor_info = _tensor_info_map.at(ind);
if (!at(ind)->is_dynamic())
{
const auto size = tensor_info.total_size();
_static_tensor_mgr->claimPlan(ind, size);
}
}
void TensorBuilder::notifyLastUse(const ir::OperandIndex &ind)
{
if (!at(ind)->is_dynamic())
{
_static_tensor_mgr->releasePlan(ind);
}
}
bool TensorBuilder::isRegistered(const ir::OperandIndex &ind) const
{
return _tensor_info_map.find(ind) != _tensor_info_map.end();
}
void TensorBuilder::prepare(void) { _static_tensor_mgr->allocateNonconsts(); }
void TensorBuilder::allocate()
{
// NOTE For now nothing to do. Allocation is done in prepare stage, which is not appropriate
// This is because CPU kernels require `ITensor`s to be allocated before Kernel Generation.
}
std::shared_ptr<ITensor> TensorBuilder::tensorAt(const ir::OperandIndex &ind)
{
return _tensor_reg->getITensor(ind);
}
std::shared_ptr<IPortableTensor> TensorBuilder::portableAt(const ir::OperandIndex &ind)
{
return _tensor_reg->getPortableTensor(ind);
}
bool TensorBuilder::setMigrantTensor(const ir::OperandIndex &ind,
const std::shared_ptr<IPortableTensor> &tensor)
{
return _tensor_reg->setMigrantTensor(ind, tensor);
}
void TensorBuilder::iterate(const IterateFunction &fn) { _static_tensor_mgr->iterate(fn); }
std::shared_ptr<Tensor> TensorBuilder::at(const ir::OperandIndex &ind)
{
return _tensor_reg->getNativeTensor(ind);
}
std::unique_ptr<ITensorManager> TensorBuilder::releaseStaticTensorManager(void)
{
return std::move(_static_tensor_mgr);
}
std::unique_ptr<ITensorManager> TensorBuilder::releaseDynamicTensorManager(void)
{
return std::move(_dynamic_tensor_mgr);
}
} // namespace cpu
} // namespace backend
} // namespace onert
|
