summaryrefslogtreecommitdiff
path: root/runtime/onert/backend/acl_common/AclTensorBuilder.h
blob: be8d4320948b57ae37ab7095b92e9148c2af3ec2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
/*
 * Copyright (c) 2019 Samsung Electronics Co., Ltd. All Rights Reserved
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#ifndef __ONERT_BACKEND_ACL_COMMON_TEMPL_TENSOR_BUILDER_H__
#define __ONERT_BACKEND_ACL_COMMON_TEMPL_TENSOR_BUILDER_H__

#include <memory>
#include <queue>

#include <arm_compute/core/Types.h>
#include <backend/ITensorBuilder.h>
#include "ir/OperandIndexMap.h"
#include <ir/Operands.h>
#include "AclTensorManager.h"
#include <memory>
#include "ParentInfo.h"
#include <util/Utils.h>

namespace onert
{
namespace backend
{
namespace acl_common
{

enum class UsesType
{
  FIRST,
  LAST
};

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
class AclTensorBuilder : public ITensorBuilder
{
public:
  using T_AclTensorManager = AclTensorManager<T_ITensor, T_Tensor, T_SubTensor>;

  AclTensorBuilder(const ir::Operands &operands, T_AclTensorManager *tensor_mgr);

  /**
   * @brief     Register tensor information to allocate on ACL-CL backend
   * @param[in] ind    Operand index
   * @param[in] info   Tensor information
   * @param[in] layout Tensor data layout
   */
  void registerTensorInfo(const ir::OperandIndex &ind, const ir::OperandInfo &info,
                          ir::Layout backend_layout, bool as_const) override;

  void notifyFirstUse(const ir::OperandIndex &) override;
  void notifyLastUse(const ir::OperandIndex &) override;

  bool isRegistered(const ir::OperandIndex &) const override;

  void prepare(void) override;
  void allocate() override;
  void postFunctionPrepare() override;

  std::shared_ptr<ITensor> tensorAt(const ir::OperandIndex &ind) override;
  void iterate(const IterateFunction &fn) override;

  std::unique_ptr<ITensorManager> releaseTensorManager(void) override;

  std::shared_ptr<T_ITensor> at(const ir::OperandIndex &ind);

  void dimCorrection(const ir::OperandIndex &index, bool apply_dim_correction);

  T_AclTensorManager *acl_tensor_manager(void) { return _tensor_mgr.get(); }

  void setUsesCount(const ir::OperandIndex &index, size_t num_uses)
  {
    assert(_uses_count_map.find(index) != _uses_count_map.end() ? _uses_count_map[index] == num_uses
                                                                : true);
    _uses_count_map[index] = num_uses;
  }

  void parent_map(std::unordered_map<ir::OperandIndex, ParentInfo> &&parent_map)
  {
    _parent_map = std::move(parent_map);
  }

  bool areSubTensorsOf(const ir::OperandIndex &parent, const ir::OperandIndexSequence &seq);

  /**
   * @brief     Check child tensor is allocated as subtensor of parent tensor
   * @param[in] parent  Index of parent
   * @param[in] child   Index of child
   * @return    @c true if child is allocated as subtensor of parent, otherwise @c false
   */
  bool isSubTensorOf(const ir::OperandIndex &parent, const ir::OperandIndex &child);

private:
  void buildTensors(void);
  ir::OperandIndex findRootParent(ir::OperandIndex index);

private:
  const ir::Operands &_operands;
  ir::OperandIndexMap<ir::OperandInfo> _tensor_info_map;
  ir::OperandIndexMap<bool> _apply_dim_correction_map;
  ir::OperandIndexMap<ir::Layout> _tensor_layout_map;
  ir::OperandIndexMap<size_t> _uses_count_map;

  std::unique_ptr<T_AclTensorManager> _tensor_mgr;
  ir::OperandIndexSequence _constants;

  // for linear executor
  std::vector<std::pair<UsesType, ir::OperandIndex>> _lifetime_seq;

  // Extra info for concat elimination
  ir::OperandIndexMap<ParentInfo> _parent_map;
};

} // namespace acl_common
} // namespace backend
} // namespace onert

#include <cassert>
#include <stack>

#include "Convert.h"

#include "util/logging.h"

namespace onert
{
namespace backend
{
namespace acl_common
{

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::AclTensorBuilder(const ir::Operands &operands,
                                                                     T_AclTensorManager *tensor_mgr)
    : _operands{operands}, _tensor_mgr{tensor_mgr}
{
  assert(_tensor_mgr);
}

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
void AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::registerTensorInfo(
    const ir::OperandIndex &ind, const ir::OperandInfo &info, ir::Layout backend_layout,
    bool as_const)
{
  assert(_tensor_mgr->constTensors().size() == 0);
  assert(_tensor_mgr->nonconstTensors().size() == 0);

  _uses_count_map[ind] = _operands.at(ind).getUses().size();

  if (_parent_map.count(ind) == 0)
  {
    // Normal Tensors
    _tensor_info_map.emplace(ind, info);
    _apply_dim_correction_map.emplace(ind, true);
    _tensor_layout_map.insert({ind, backend_layout});
    if (as_const)
      _constants.append(ind);
  }
  else
  {
    // SubTensors

    assert(!as_const && "Subtensors of constants are not supported yet.");

    // Update offset info and emplace
    auto &parent_info = _parent_map[ind];
    const auto &obj = _operands.at(ind);
    auto parent_index = parent_info.parent;
    auto &offset = parent_info.coordinates;
    auto frontend_layout = parent_info.frontend_layout;

    assert(obj.shape().rank() <= 4);
    auto shape = obj.shape();
    if (_operands.at(parent_index).shape().rank() == 4 && frontend_layout == ir::Layout::NHWC &&
        backend_layout == ir::Layout::NCHW)
    {
      shape.extendRank(4);
      offset = {offset[0], offset[3], offset[1], offset[2]};
    }
    else if (_operands.at(parent_index).shape().rank() == 4 &&
             frontend_layout == ir::Layout::NHWC && backend_layout == ir::Layout::NCHW)
    {
      shape.extendRank(4);
      offset = {offset[0], offset[2], offset[3], offset[1]};
    }
    auto new_shape = permuteShape(shape, frontend_layout, backend_layout);
    ir::OperandInfo oi{new_shape, obj.typeInfo()};
    _tensor_info_map.emplace(ind, oi);

    _apply_dim_correction_map.emplace(ind, true);
  }
}

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
void AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::notifyFirstUse(const ir::OperandIndex &ind)
{
  _lifetime_seq.emplace_back(UsesType::FIRST, ind);
}

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
void AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::notifyLastUse(const ir::OperandIndex &ind)
{
  _lifetime_seq.emplace_back(UsesType::LAST, ind);
}

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
bool AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::isRegistered(
    const ir::OperandIndex &ind) const
{
  return _tensor_info_map.find(ind) != _tensor_info_map.end();
}

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
void AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::prepare(void)
{
  buildTensors();
}

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
void AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::allocate(void)
{
  // Update lifetime sequence to apply subtensor optimization

  std::unordered_map<ir::OperandIndex, ir::OperandIndex> root_map;
  std::function<ir::OperandIndex &(ir::OperandIndex)> find_root =
      [&](ir::OperandIndex ind) -> ir::OperandIndex & {
    ir::OperandIndex &ret = root_map[ind];

    // We know the root parent value already
    if (ret.valid())
      return ret;

    auto itr = _parent_map.find(ind);
    if (itr == _parent_map.end())
    {
      // If there is no parent, let's store the value of itself
      return ret = ind;
    }
    else
    {
      return ret = find_root(itr->second.parent);
    }
  };

  ir::OperandIndexMap<bool> first_use_check;
  ir::OperandIndexMap<bool> last_use_check;
  std::map<size_t, std::pair<UsesType, ir::OperandIndex>> lifetime_map;
  for (size_t i = 0; i < _lifetime_seq.size(); i++)
  {
    auto &entry = _lifetime_seq[i];
    if (entry.first != UsesType::FIRST)
      continue;
    auto root_ind = find_root(entry.second);
    if (first_use_check[root_ind])
      continue;
    first_use_check[root_ind] = true;
    lifetime_map[i] = {UsesType::FIRST, root_ind};
  }

  for (int i = _lifetime_seq.size() - 1; i >= 0; i--)
  {
    auto &entry = _lifetime_seq[i];
    if (entry.first != UsesType::LAST)
      continue;
    auto root_ind = find_root(entry.second);
    if (last_use_check[root_ind])
      continue;
    last_use_check[root_ind] = true;
    lifetime_map[i] = {UsesType::LAST, root_ind};
  }

  for (auto &entry : lifetime_map)
  {
    auto &use = entry.second;
    auto use_type = use.first;
    auto use_index = use.second;
    assert(use_index.valid());
    if (use_type == UsesType::FIRST)
      _tensor_mgr->startLifetime(use_index);
    else
      _tensor_mgr->finishLifetime(use_index);
  }

  assert(_constants.size() == _tensor_mgr->constTensors().size());
  _tensor_mgr->allocateConsts();

  // TODO Since `_parent_map` is filled for all Concat nodes even if the node this backend uses
  //      After refactoring BackendContext we can uncomment this
  // assert(_tensor_info_map.size() ==
  //       _tensor_mgr->nonconstTensors().size() + _constants.size() + _parent_map.size());
  _tensor_mgr->allocateNonconsts();

  _tensor_mgr->allocateInternalBufferManager();
}

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
void AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::postFunctionPrepare(void)
{
  _tensor_mgr->tryDeallocConstants();
}

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
std::shared_ptr<ITensor>
AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::tensorAt(const ir::OperandIndex &ind)
{
  return _tensor_mgr->at(ind);
}

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
void AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::iterate(const IterateFunction &fn)
{
  _tensor_mgr->iterate(fn);
}

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
std::shared_ptr<T_ITensor>
AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::at(const ir::OperandIndex &ind)
{
  auto ret = _tensor_mgr->at(ind);
  assert(ret != nullptr);
  return ret;
}

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
void AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::dimCorrection(
    const ir::OperandIndex &index, bool apply_dim_correction)
{
  _apply_dim_correction_map[index] = apply_dim_correction;
}

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
std::unique_ptr<ITensorManager>
AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::releaseTensorManager(void)
{
  return std::move(_tensor_mgr);
}

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
void AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::buildTensors(void)
{
  assert(_tensor_mgr->constTensors().size() == 0);
  assert(_tensor_mgr->nonconstTensors().size() == 0);

  // Normal tensors
  for (auto &entry : _tensor_info_map)
  {
    auto ind = entry.first;
    if (_parent_map.count(ind) > 0)
      continue;

    const auto &info = entry.second;
    const auto &backend_layout = _tensor_layout_map[ind];
    auto tensor_info = asTensorInfo(info.shape(), info.typeInfo(), ir::Layout::UNKNOWN,
                                    backend_layout, _apply_dim_correction_map[ind]);
    _tensor_mgr->buildTensor(ind, tensor_info, info.shape().rank(), _constants.contains(ind),
                             _uses_count_map[ind]);
  }

  // Subtensors
  assert(_tensor_mgr->nonconstSubtensors().size() == 0);
  // TODO Iterate `_parent_map` instead, once the optimizer bug is fixed
  //      `Optimizer` iterates the entire OpSequences, so there is a bug if iterating _parent_map
  for (auto &entry : _tensor_info_map)
  {
    auto ind = entry.first;
    if (_parent_map.count(ind) == 0)
      continue;

    // To make subtensor, parent tensor must be made first
    // For this condition, use stack
    //  1) Push one subtensor index to stack (iterate subtensors)
    //  2) If tensor at stack top is already made, pop and go to 4)
    //  3) If tensor pushed at 1) is not made, check parent tensor
    //    3-1) If parent tensor is already made, we can make child tensor
    //         Make child tensor and pop, go to 4)
    //    3-2) If parent tensor is not made, we can't make child tensor yet
    //         Push parent tensor index to stack and return to 4)
    //  4) If stack is empty, return to 1), else return to 2)
    auto &subtensors = _tensor_mgr->nonconstSubtensors();

    std::stack<ir::OperandIndex> stack;
    stack.push(ind);

    while (!stack.empty())
    {
      const auto current = stack.top();
      const auto &tensor_info = _tensor_info_map.at(current);
      const auto &parent_info = _parent_map.at(current);

      // Already generated SubTensor
      if (subtensors.find(current) != subtensors.end())
      {
        stack.pop();
        continue;
      }

      auto parent = parent_info.parent;
      std::shared_ptr<T_ITensor> parent_tensor = _tensor_mgr->findTensorAsParent(parent);
      if (!parent_tensor)
      {
        // Cannot find allocated parent tensor: allocate parent first
        assert(_parent_map.count(parent) > 0);
        stack.push(parent);
        continue;
      }
      assert(parent_tensor != nullptr);

      // Child's type should be same with parent
      assert(tensor_info.typeInfo().offset() ==
             parent_tensor->info()->quantization_info().uniform().offset);
      assert(tensor_info.typeInfo().scale() ==
             parent_tensor->info()->quantization_info().uniform().scale);
      assert(asDataType(tensor_info.typeInfo().type()) == parent_tensor->info()->data_type());

      // NOTE SubTensor's layout must be the same with layout of parent tensor
      const auto &root_parent = findRootParent(parent);
      const auto &backend_layout = _tensor_layout_map[root_parent];

      auto shape = asTensorShape(tensor_info.shape(), ir::Layout::UNKNOWN, backend_layout,
                                 _apply_dim_correction_map[current]);
      ::arm_compute::Coordinates coordinates =
          asTensorCoordinate(parent_info.coordinates, ir::Layout::UNKNOWN, backend_layout);
      _tensor_mgr->buildSubtensor(parent, current, shape, coordinates, tensor_info.shape().rank(),
                                  true);
      stack.pop();
    }
  }
}

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
bool AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::areSubTensorsOf(
    const ir::OperandIndex &parent, const ir::OperandIndexSequence &seq)
{
  for (auto &cand : seq)
  {
    if (!isSubTensorOf(parent, cand))
    {
      return false;
    }
  }
  return true;
}

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
bool AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::isSubTensorOf(
    const ir::OperandIndex &parent, const ir::OperandIndex &child)
{
  auto itr = _parent_map.find(child);
  if (itr == _parent_map.end())
  {
    return false;
  }

  return itr->second.parent == parent;
}

template <typename T_ITensor, typename T_Tensor, typename T_SubTensor>
ir::OperandIndex
AclTensorBuilder<T_ITensor, T_Tensor, T_SubTensor>::findRootParent(ir::OperandIndex ind)
{
  if (_parent_map.find(ind) == _parent_map.end())
    return ind;

  auto parent_ind = _parent_map.at(ind).parent;
  return findRootParent(parent_ind);
}

} // namespace acl_common
} // namespace backend
} // namespace onert

#endif // __ONERT_BACKEND_ACL_COMMON_TEMPL_TENSOR_BUILDER_H__