blob: f709fe465948eebac7c3e513677988b92cea999f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
/*
* Copyright (c) 2018 Samsung Electronics Co., Ltd. All Rights Reserved
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef __ONERT_BACKEND_ACL_CL_OPERAND_I_CL_TENSOR_H__
#define __ONERT_BACKEND_ACL_CL_OPERAND_I_CL_TENSOR_H__
#include <arm_compute/core/CL/ICLTensor.h>
#include <IACLTensor.h>
namespace onert
{
namespace backend
{
namespace acl_cl
{
namespace operand
{
class ICLTensor : public acl_common::IACLTensor
{
public:
const arm_compute::ICLTensor *handle() const override = 0;
arm_compute::ICLTensor *handle() override = 0;
public:
void map(cl::CommandQueue &q, bool blocking = true) { return handle()->map(q, blocking); }
void unmap(cl::CommandQueue &q) { return handle()->unmap(q); }
void access(const std::function<void(ITensor &tensor)> &fn) final;
};
} // namespace operand
} // namespace acl_cl
} // namespace backend
} // namespace onert
#endif // __ONERT_BACKEND_ACL_CL_OPERAND_I_CL_TENSOR_H__
|
